## FAIRCHILD

## FAN5355

# 1A／0．8A，3MHz Digitally Programmable Regulator 

## Features

－93\％Efficiency at 3 MHz
－ 800 mA or 1 A Output Current
－$I^{2} C^{T M}$－Compatible Interface up to 3.4 Mbps
－6－bit Vout Programmable from 0.75 V to 1.975 V
－2．7V to 5．5V Input Voltage Range
－ 3 MHz Fixed－Frequency Operation
－Excellent Load and Line Transient Response
－Small Size， $1 \mu \mathrm{H}$ Inductor Solution
－$\pm 2 \%$ PWM DC Voltage Accuracy
－35ns Minimum On－Time
－High－Efficiency，Low－Ripple，Light－Load PFM
－Smooth Transition between PWM and PFM
－ $37 \mu \mathrm{~A}$ Operating PFM Quiescent Current
－Pin－Selectable or $I^{2} C^{T M}$ Programmable Output Voltage
－On－the－Fly External Clock Synchronization
－10－lead MLP（ $3 \times 3 \mathrm{~mm}$ ）or 12－bump CSP Packages

## Applications

－Cell Phones，Smart Phones
－3G，WiFi ${ }^{\circledR}$ ， $\mathrm{WiMAX}^{\mathrm{TM}}$ ，and $\mathrm{WiBro}^{\circledR}$ Data Cards
－Netbooks ${ }^{\circledR}$ ，Ultra－Mobile PCs
－SmartReflex ${ }^{\text {TM }}$－Compliant Power Supply
－Split Supply DSPs and $\mu$ P Solutions OMAP ${ }^{\text {TM }}$, XSCALE $^{\text {TM }}$
－Mobile Graphic Processors（NVIDIA ${ }^{\circledR}$ ，ATI）
－LPDDR2 and Memory Modules

## Description

The FAN5355 device is a high－frequency，ultra－fast transient response，synchronous step－down DC－DC converter optimized for low－power applications using small，low－cost inductors and capacitors．The FAN5355 supports up to 800 mA or 1 A load current．

The device is ideal for mobile phones and similar portable applications powered by a single－cell Lithium－Ion battery．With an output－voltage range adjustable via $\mathrm{I}^{2} \mathrm{C}^{\mathrm{TM}}$ interface from 0.75 V to 1.975 V ，the device supports low－voltage DSPs and processors，core power supplies，and memory modules in smart phones，PDAs，and handheld computers．
The FAN5355 operates at 3 MHz （nominal）fixed switching frequency using either its internal oscillator or external SYNC frequency．
During light－load conditions，the regulator includes a PFM mode to enhance light－load efficiency．The regulator transitions smoothly between PWM and PFM modes with no glitches on Vout．In hardware shutdown，the current consumption is reduced to less than 200nA．
The serial interface is compatible with Fast／Standard and High－Speed mode $I^{2} \mathrm{C}$ specifications，allowing transfers up to 3.4 Mbps ．This interface is used for dynamic voltage scaling with 12.5 mV voltage steps for reprogramming the mode of operation（PFM or Forced PWM），or to disable／enable the output voltage．
The chip＇s advanced protection features include short－circuit protection and current and temperature limits．During a sustained over－current event，the IC shuts down and restarts after a delay to reduce average power dissipation into a fault．
During startup，the IC controls the output slew rate to minimize input current and output overshoot at the end of soft start．The IC maintains a consistent soft－start ramp，regardless of output load during startup．
The FAN5355 is available in 10－lead MLP（ $3 \times 3 \mathrm{~mm}$ ）and 12－bump CSP packages．

[^0]
## Ordering Information

| Order Number ${ }^{(1)}$ | Option | Slave Address LSB |  | Output Current mA | $V_{\text {out }}$ Programming |  | Power-up <br> Defaults |  | Package |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A1 | A0 |  | Min. | Max. | VSELO | VSEL1 |  |
| FAN5355UC00X | 00 | 0 | 0 | 800 | 0.7500 | 1.5375 | 1.05 | 1.35 | WLCSP-12, 2.23x1.46mm |
| FAN5355MP00X | 00 | 0 | 0 | 800 | 0.7500 | 1.5375 | 1.05 | 1.35 | MLP-10, $3 \times 3 \mathrm{~mm}$ |
| FAN5355UC02X | 02 | 1 | 0 | 800 | 0.7500 | $1.4375^{(2)}$ | 1.05 | 1.20 | WLCSP-12, $2.23 \times 1.46 \mathrm{~mm}$ |
| FAN5355UC03X | 03 | 0 | 0 | 1000 | 0.7500 | 1.5375 | 1.00 | 1.20 | WLCSP-12, $2.23 \times 1.46 \mathrm{~mm}$ |
| FAN5355UC06X | 06 | 0 | 0 | 1000 | 1.1875 | 1.9750 | 1.80 | 1.80 | WLCSP-12, $2.23 \times 1.46 \mathrm{~mm}$ |

## Notes:

1. The " $X$ " designator specifies tape and reel packaging.
2. Vout is limited to the maximum voltage for all VSEL codes greater than the maximum Vout listed.

## Typical Application



Figure 1. Typical Application

| Component | Description | Vendor | Parameter | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L1 (Lout) | $1 \mu \mathrm{H}$ nominal | Murata LQM31P or FDK MIPSA2520 | $L^{(3)}$ | 0.7 | 1.0 | 1.2 | $\mu \mathrm{H}$ |
|  |  |  | DCR (series R) |  | 100 |  | $\mathrm{m} \Omega$ |
| $\mathrm{Cout}^{\text {a }}$ | $\begin{aligned} & 0603_{(1.6 \times 0.8 \times 0.8)} \\ & 10 \mu \mathrm{~F} \text { X5R or better } \end{aligned}$ | Murata or equivalent GRM188R60G106ME47D | $C^{(4)}$ | 5.6 | 10.0 | 12.0 | $\mu \mathrm{F}$ |
| $\mathrm{C}_{\text {IN }}$ | $0603 \text { (1.6x0.8x0.8) }$ <br> $4.7 \mu \mathrm{~F}$ X5R or better | Murata or equivalent GRM188R60J475KE19D | $C^{(4)}$ | 3.0 | 4.7 | 5.6 | $\mu \mathrm{F}$ |

Table 1. Recommended External Components

## Notes:

3. Minimum $L$ incorporates tolerance, temperature, and partial saturation effects ( $L$ decreases with increasing current).
4. Minimum C is a function of initial tolerance, maximum temperature, and the effective capacitance being reduced due to frequency, dielectric, and voltage bias effects.

## Pin Configuration



Top View


Bottom View

Figure 2. WLCSP-12, 2.23x1.46mm

## Pin Definitions

| Pin \# |  | Name ${ }^{(5)}$ | Description |
| :---: | :---: | :---: | :---: |
| WLCSP | MLP |  |  |
| A1, B1 | 9 | PGND | Power GND. Power return for gate drive and power transistors. Connect to AGND on PCB. The connection from this pin to the bottom of $\mathrm{C}_{\mathbb{N}}$ should be as short as possible. |
| A2 | 10 | SW | Switching Node. Connect to output inductor. |
| A3 | 1 | PVIN | Power Input Voltage. Connect to input power source. The connection from this pin to $\mathrm{C}_{\mathrm{IN}}$ should be as short as possible. |
| B2 | N/A | SYNC | Sync. When toggling and SYNC_EN bit is HIGH, the regulator synchronizes to the frequency on this pin. In PWM mode, when this pin is statically LOW or statically HIGH, or when its frequency is outside of the specified capture range, the regulator's frequency is controlled by its internal 3 MHz clock. |
| B3 | 2 | AVIN | Analog Input Voltage. Connect to input power source as close as possible to the input bypass capacitor. |
| C1 | 8, PAD | AGND | Analog GND. This is the signal ground reference for the IC. All voltage levels are measured with respect to this pin. |
| C2 | 7 | EN | Enable. When this pin is HIGH, the circuit is enabled. When LOW, quiescent current is minimized. This pin should not be left floating. |
| C3 | 3 | SDA | SDA. ${ }^{2} \mathrm{C}$ interface serial data. |
| D1 | 6 | VOUT | Output Voltage Monitor. Tie this pin to the output voltage. This is a signal input pin to the control circuit and does not carry DC current. |
| D2 | 5 | VSEL | Voltage Select. When HIGH, $\mathrm{V}_{\text {out }}$ is set by VSEL1. When LOW, Vout is set by VSELO. This behavior can be overridden through $I^{2} \mathrm{C}$ register settings. This pin should not be left floating. |
| D3 | 4 | SCL | SCL. ${ }^{2} \mathrm{C}$ interface serial clock. |

## Note:

5. All logic inputs (SDA, SCL, SYNC, EN, and VSEL) are high impedance and should not be left floating. For minimum quiescent power consumption, tie unused logic inputs to AVIN or $A G N D$. If $I^{2} \mathrm{C}$ control is unused, tie SDA and SCL to AVIN.

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter | Min. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | AVIN, SW, PVIN Pins | -0.3 | 6.5 | V |
|  | Other Pins | -0.3 | $\mathrm{AVIN}+0.3^{(6)}$ | V |
| ESD | Electrostatic Discharge Protection Level | Human Body Model per JESD22-A114 | 3.5 |  |
|  | Charged Device Model per JESD22-C101 | 1.5 | KV |  |
| $\mathrm{T}_{J}$ | Junction Temperature | -40 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Soldering Temperature, 10 Seconds |  | +260 | ${ }^{\circ} \mathrm{C}$ |

## Note:

6. Lesser of 6.5 V or $\mathrm{AVIN}+0.3 \mathrm{~V}$.

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

| Symbol | Parameter | Min. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Supply Voltage | 2.7 | 5.5 | V |
| f | Frequency Range | 2.7 | 3.3 | MHz |
| $\mathrm{V}_{\text {CcIo }}$ | SDA and SCL Voltage Swing ${ }^{(7)}$ |  | 2.5 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient Temperature | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Junction Temperature | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |

## Note:

7. The $I^{2} \mathrm{C}$ interface operates with $\mathrm{t}_{\mathrm{HD} ; \mathrm{DAT}}=0$ as long as the pull-up voltage for SDA and SCL is less than 2.5 V . If voltage swings greater than 2.5 V are required (for example if the $\mathrm{I}^{2} \mathrm{C}$ bus is pulled up to $\mathrm{V}_{\text {IN }}$ ), the minimum $\mathrm{t}_{\mathrm{HD} ; \mathrm{DAT}}$ must be increased to 80 ns . Most $I^{2} \mathrm{C}$ masters change SDA near the midpoint between the falling and rising edges of SCL, which provides ample $t_{H D ; D A T}$.

## Dissipation Ratings ${ }^{(8)}$

| Package | $\mathbf{R} \theta_{\mathrm{JA}}{ }^{(\boldsymbol{9})}$ | Power Rating at $\mathbf{T}_{\mathbf{A}} \leq \mathbf{2 5}{ }^{\circ} \mathbf{C}$ | Derating Factor $\mathbf{>} \mathbf{T}_{\mathbf{A}}=\mathbf{2 5}{ }^{\circ} \mathbf{C}$ |
| :--- | :---: | :---: | :---: |
| Molded Leadless Package (MLP) | $49^{\circ} \mathrm{C} / \mathrm{W}$ | 2050 mW | $21 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Wafer-Level Chip-Scale Package (WLCSP) | $110^{\circ} \mathrm{C} / \mathrm{W}$ | 900 mW | $9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

## Notes:

8. Maximum power dissipation is a function of $T_{J(\max )}, \theta_{J A}$, and $T_{A}$. The maximum allowable power dissipation at any allowable ambient temperature is $\mathrm{P}_{\mathrm{D}}=\left[\mathrm{T}_{\mathrm{J}(\max )}-\mathrm{T}_{\mathrm{A}}\right] / \theta_{\mathrm{JA}}$.
9. This thermal data is measured with high-K board (four-layer board according to JESD51-7 JEDEC standard).

## Electrical Specifications

$\mathrm{V}_{\mathbb{I N}}=3.6 \mathrm{~V}, \mathrm{EN}=\mathrm{V}_{\mathbb{I}}, \mathrm{VSEL}=\mathrm{V}_{\mathbb{I}}, \mathrm{SYNC}=\mathrm{GND}, \mathrm{VSELO}(6)$ bit $=1, \operatorname{CONTROL2[4:3]}=00 . \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Circuit and components according to Figure 1.

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supplies |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage Range |  | 2.7 |  | 5.5 | V |
| $1{ }_{\text {a }}$ | Quiescent Current | $\mathrm{I}_{0}=0 \mathrm{~mA}$, PFM Mode |  | 37 | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{I}_{0}=0 \mathrm{~mA}, 3 \mathrm{MHz}$ PWM Mode |  | 4.8 |  | mA |
| ISD | Shutdown Supply Current | EN = GND |  | 0.1 | 2.0 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{EN}=\mathrm{V}_{\text {IN }}, \mathrm{EN}, \mathrm{DCDC} \text { bit }=0, \\ & \text { SDA }=\mathrm{SCL}=\mathrm{V}_{\text {IN }} \end{aligned}$ |  | 0.1 | 2.0 |  |
| Vuvio | Under-Voltage Lockout Threshold | $\mathrm{V}_{\text {IN }}$ Rising |  | 2.40 | 2.60 | V |
|  |  | $\mathrm{V}_{\text {IN }}$ Falling | 2.00 | 2.15 | 2.30 | V |
| $\mathrm{V}_{\text {UVHYST }}$ | Under-Voltage Lockout Hysteresis |  | 200 | 250 | 300 | mV |
| ENABLE, VSEL, SDA, SCL, SYNC |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-Level Input Voltage |  | 1.2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | LOW-Level Input Voltage |  |  |  | 0.4 | V |
| $\mathrm{I}_{\mathrm{N}}$ | Input Bias Current | Input tied to GND or $\mathrm{V}_{\text {IN }}$ |  | 0.01 | 1.00 | $\mu \mathrm{A}$ |

Power Switch and Protection

| $\mathrm{R}_{\text {DS(ON)P }}$ | P-Channel MOSFET On Resistance | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$, CSP Package |  | 145 |  | $\mathrm{m} \Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$, MLP Package |  | 165 |  |  |
|  |  | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$, MLP Package |  | 200 |  |  |
| $I_{\text {LKGP }}$ | P-Channel Leakage Current | $\mathrm{V}_{\mathrm{DS}}=6 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {DS(ON)N }}$ | N-Channel MOSFET On Resistance | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$, CSP Package |  | 75 |  | $m \Omega$ |
|  |  | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$, MLP Package |  | 95 |  |  |
|  |  | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$, MLP Package |  | 101 |  |  |
| ILKGN | N-Channel Leakage Current | $\mathrm{V}_{\mathrm{DS}}=6 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {DIS }}$ | Discharge Resistor for Power-Down Sequence | Options 03 and 06 |  | 60 | 120 | $\Omega$ |
| 1 LIMPK | P-MOS Current Limit | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 4.2 \mathrm{~V}$, Options 00 and 02 | 1150 | 1350 | 1600 | mA |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathbb{I N}} \leq 5.5 \mathrm{~V}$, Options 00 and 02 | 1050 | 1350 | 1600 |  |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 4.2 \mathrm{~V}$, Options 03 and 06 | 1350 | 1550 | 1800 |  |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$, Options 03 and 06 | 1250 | 1550 | 1800 |  |
| $\mathrm{T}_{\text {LIMIT }}$ | Thermal Shutdown |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {HYST }}$ | Thermal Shutdown Hysteresis |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |

## Frequency Control

| $\mathrm{f}_{\text {SW }}$ | Oscillator Frequency |  | 2.65 | 3.00 | 3.35 | MHz |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SYNC }}$ | Synchronization Range |  | 2.7 | 3.0 | 3.3 | MHz |
| $\mathrm{D}_{\text {SYNC }}$ | Synchronization Duty Cycle |  | 20 |  | 80 | $\%$ |

Continued on the following page...

## Electrical Specifications (Continued)

$\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{EN}=\mathrm{V}_{\mathrm{IN}}, \mathrm{VSEL}=\mathrm{V}_{\mathrm{IN}}, \mathrm{SYNC}=\mathrm{GND}, \mathrm{VSELO}(6)$ bit $=1, \operatorname{CONTROL2[4:3]}=00 . \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Circuit and components according to Figure 1.

| Symbol | Parameter |  | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Regulation |  |  |  |  |  |  |  |
| $V_{\text {OUt }}$ | $\mathrm{V}_{\text {out }}$ Accuracy | Option 00 | $\mathrm{l}_{\text {Out }(\mathrm{DC})}=0$, Forced PWM, $\mathrm{V}_{\text {OUt }}=1.35 \mathrm{~V}$ | -1.5 |  | 1.5 | \% |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V}$, $\mathrm{V}_{\text {out }}$ from 0.75 to 1.5375 , $\mathrm{lout}_{(\mathrm{DC})}=0$ to 800 mA , Forced PWM | -2 |  | 2 | \% |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V}$, $\mathrm{V}_{\text {out }}$ from 0.75 to 1.5375 , $\mathrm{Iout}_{(\mathrm{DC})}=0$ to 800 mA , PFM Mode | -1.5 |  | 3.5 | \% |
|  |  | Option 02 | $\mathrm{l}_{\text {Out (DC) }}=0$, Forced PWM, $\mathrm{V}_{\text {OUt }}=1.20 \mathrm{~V}$ | -1.5 |  | 1.5 | \% |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$, $\mathrm{V}_{\text {Out }}$ from 0.75 to 1.4375 , $\mathrm{I}_{\text {out(DC) }}=0$ to 800 mA , Forced PWM | -2 |  | 2 | \% |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V}$, $\mathrm{V}_{\text {out }}$ from 0.75 to 1.4375 , $\mathrm{I}_{\mathrm{OUT}(\mathrm{DC})}=0$ to 800 mA , PFM Mode | -1.5 |  | 3.5 | \% |
|  |  | Option 03 | $\mathrm{lout}_{\text {(DC) }}=0$, Forced PWM, $\mathrm{V}_{\text {Out }}=1.20 \mathrm{~V}$ | -1.5 |  | 1.5 | \% |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$, $\mathrm{V}_{\text {Out }}$ from 0.75 to 1.5375 , $\mathrm{lout}_{(\mathrm{DC})}=0$ to 1A, Forced PWM | -2 |  | 2 | \% |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$, $\mathrm{V}_{\text {Out }}$ from 0.75 to 1.5375 , $\mathrm{I}_{\mathrm{OUT}(\mathrm{DC})}=0$ to 1A, PFM Mode | -1.5 |  | 3.5 | \% |
|  |  | Option 06 | $\mathrm{lout}_{\text {(DC) }}=0$, Forced PWM, $\mathrm{V}_{\text {OUt }}=1.800 \mathrm{~V}$ | -1.5 |  | 1.5 | \% |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$, $\mathrm{V}_{\text {Out }}$ from 1.185 to 1.975 , $\mathrm{lout}_{\text {(DC) }}=0$ to 1A, Forced PWM | -2 |  | 2 | \% |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V}$, $\mathrm{V}_{\text {out }}$ from 1.185 to 1.975 , $\mathrm{I}_{\mathrm{OUT}(\mathrm{DC})}=0$ to 1A, PFM Mode | -1.5 |  | 3.5 | \% |
| $\frac{\Delta V_{\text {OUT }}}{\Delta I_{\text {LOAD }}}$ | Load Regulation |  | $\mathrm{I}_{\text {out }(\mathrm{DC})}=0$ to 800 mA , Forced PWM |  | -0.5 |  | \%/A |
| $\frac{\Delta \mathrm{V}_{\text {OUT }}}{\Delta \mathrm{V}_{\text {IN }}}$ | Line Regulation |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$, $\mathrm{Iout}_{\text {(DC) }}=300 \mathrm{~mA}$ |  | 0 |  | \%/V |
| $\mathrm{V}_{\text {RIPPLE }}$ | Output Ripple Voltage |  | PWM Mode, $\mathrm{V}_{\text {Out }}=1.35 \mathrm{~V}$ |  | 2.2 |  | $\mathrm{mV}_{\mathrm{PP}}$ |
|  |  |  | PFM Mode, $\mathrm{I}_{\text {OUT }(\mathrm{DC})}=10 \mathrm{~mA}$ |  | 20 |  | mV PP |

Continued on the following page...

## Electrical Specifications (Continued)

$\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{EN}=\mathrm{V}_{\mathrm{IN}}, \mathrm{VSEL}=\mathrm{V}_{\mathrm{IN}}, \mathrm{SYNC}=\mathrm{GND}, \mathrm{VSELO}(6)$ bit $=1, \operatorname{CONTROL2[4:3]}=00 . \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Circuit and components according to Figure 1.

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6-Bit DAC |  |  |  |  |  |  |
|  | Differential Nonlinearity | Monotonicity Assured by Design |  |  | 0.8 | LSB |
| Timing |  |  |  |  |  |  |
| $1^{2} \mathrm{C}_{\text {EN }}$ | EN HIGH to ${ }^{2} \mathrm{C}$ Start |  | 250 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{V}(\mathrm{L}-\mathrm{H})}$ | Vout LOW to HIGH Settling | $\mathrm{R}_{\mathrm{LOAD}}=75 \Omega$, Transition from 1.0 to 1.5375 V $\mathrm{V}_{\text {out }}$ Settled to within 2\% of Set Point |  | 7 |  | $\mu \mathrm{S}$ |

Soft Start

| $\mathrm{t}_{\text {ss }}$ | Regulator Enable to Regulated $\mathrm{V}_{\text {out }}$ | Option 06 | $\mathrm{R}_{\text {LOAD }} \geq 5 \Omega$, to $\mathrm{V}_{\text {OUT }}=1.8000 \mathrm{~V}$ | 170 | 210 | $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | All Other Options | $R_{\text {LOAD }} \geq 5 \Omega$, to $\mathrm{V}_{\text {OUT }}=$ Power-up Default | 140 | 180 | $\mu \mathrm{S}$ |
| $V_{\text {stew }}$ | Soft-start V ${ }_{\text {Out }}$ Slew Rate ${ }^{(10)}$ |  |  | 18.75 |  | V/ms |

## Note:

10. Option 03 and 06 slew rates are $35.5 \mathrm{~V} / \mathrm{ms}$ during the first $16 \mu \mathrm{~s}$ of soft start.


Figure 4. Block Diagram

## $I^{2} \mathrm{C}$ Timing Specifications

Guaranteed by design.

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{scL}}$ | SCL Clock Frequency | Standard Mode |  |  | 100 | kHz |
|  |  | Fast Mode |  |  | 400 | kHz |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 100 \mathrm{pF}$ |  |  | 3400 | kHz |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 400 \mathrm{pF}$ |  |  | 1700 | kHz |
| $\mathrm{t}_{\text {BuF }}$ | Bus-Free Time between STOP and START Conditions | Standard Mode |  | 4.7 |  | $\mu \mathrm{s}$ |
|  |  | Fast Mode |  | 1.3 |  | $\mu \mathrm{s}$ |
| $\mathrm{thD}_{\text {d }}$ STA | START or Repeated-START Hold Time | Standard Mode |  | 4 |  | $\mu \mathrm{S}$ |
|  |  | Fast Mode |  | 600 |  | ns |
|  |  | High-Speed Mode |  | 160 |  | ns |
| tow | SCL LOW Period | Standard Mode |  | 4.7 |  | $\mu \mathrm{s}$ |
|  |  | Fast Mode |  | 1.3 |  | ns |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 100 \mathrm{pF}$ |  | 160 |  | ns |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 400 \mathrm{pF}$ |  | 320 |  | ns |
| thIIGH | SCL HIGH Period | Standard Mode |  | 4 |  | $\mu \mathrm{s}$ |
|  |  | Fast Mode |  | 600 |  | ns |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 100 \mathrm{pF}$ |  | 60 |  | ns |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 400 \mathrm{pF}$ |  | 120 |  | ns |
| $\mathrm{tsu}_{\text {sta }}$ | Repeated-START Setup Time | Standard Mode |  | 4.7 |  | $\mu \mathrm{s}$ |
|  |  | Fast Mode |  | 600 |  | ns |
|  |  | High-Speed Mode |  | 160 |  | ns |
| $\mathrm{tsu}_{\text {jat }}$ | Data Setup Time | Standard Mode |  | 250 |  | ns |
|  |  | Fast Mode |  | 100 |  | ns |
|  |  | High-Speed Mode |  | 10 |  | ns |
| $\mathrm{thdi}_{\text {dat }}$ | Data Hold Time ${ }^{(7)}$ | Standard Mode | 0 |  | 3.45 | $\mu \mathrm{s}$ |
|  |  | Fast Mode | 0 |  | 900 | ns |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 100 \mathrm{pF}$ | 0 |  | 70 | ns |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 400 \mathrm{pF}$ | 0 |  | 150 | ns |
| $\mathrm{t}_{\text {RCL }}$ | SCL Rise Time | Standard Mode | $20+0.1 \mathrm{C}_{\text {B }}$ |  | 1000 | ns |
|  |  | Fast Mode | $20+0.1 \mathrm{C}_{\text {B }}$ |  | 300 | ns |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 100 \mathrm{pF}$ |  | 10 | 80 | ns |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 400 \mathrm{pF}$ |  | 20 | 160 | ns |
| $\mathrm{t}_{\text {FCL }}$ | SCL Fall Time | Standard Mode | $20+0.1 \mathrm{C}_{\text {B }}$ |  | 300 | ns |
|  |  | Fast Mode | $20+0.1 \mathrm{C}_{\text {B }}$ |  | 300 | ns |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 100 \mathrm{pF}$ |  | 10 | 40 | ns |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 400 \mathrm{pF}$ |  | 20 | 80 | ns |
| $t_{\text {RDA }}$ <br> $\mathrm{t}_{\text {RCL1 }}$ | SDA Rise Time <br> Rise Time of SCL After a Repeated START Condition and After ACK Bit | Standard Mode | $20+0.1 \mathrm{C}_{\text {B }}$ |  | 1000 | ns |
|  |  | Fast Mode | $20+0.1 \mathrm{C}_{\text {B }}$ |  | 300 | ns |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 100 \mathrm{pF}$ |  | 10 | 80 | ns |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 400 \mathrm{pF}$ |  | 20 | 160 | ns |
| $t_{\text {fDA }}$ | SDA Fall Time | Standard Mode | $20+0.1 \mathrm{C}_{\text {B }}$ |  | 300 | ns |
|  |  | Fast Mode | $20+0.1 \mathrm{C}_{\text {B }}$ |  | 300 | ns |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 100 \mathrm{pF}$ |  | 10 | 80 | ns |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 400 \mathrm{pF}$ |  | 20 | 160 | ns |
| $\mathrm{t}_{\text {su; }}$ | Stop Condition Setup Time | Standard Mode |  | 4 |  | $\mu \mathrm{S}$ |
|  |  | Fast Mode |  | 600 |  | ns |
|  |  | High-Speed Mode |  | 160 |  | ns |
| $\mathrm{C}_{B}$ | Capacitive Load for SDA and SCL |  |  |  | 400 | pF |

## Timing Diagrams



Figure 5. $I^{2} \mathrm{C}$ Interface Timing for Fast and Slow Modes


Figure 6. $I^{2} \mathrm{C}$ Interface Timing for High-Speed Mode

## Typical Performance Characteristics

Unless otherwise specified, Auto-PWM/PFM, $\mathrm{V}_{\mathbb{I}}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, and recommended components as specified in Table 1.
Efficiency


Figure 7. Efficiency vs. Load at $\mathrm{V}_{\text {out }}=1.05 \mathrm{~V}$


Figure 9. Efficiency vs. Load at $\mathrm{V}_{\text {OUT }}=1.50 \mathrm{~V}$


Figure 8. Efficiency vs. Load at $\mathrm{V}_{\text {оut }}=1.35 \mathrm{~V}$


Figure 10. Efficiency vs. Load at $\mathrm{V}_{\text {OUT }}=1.80 \mathrm{~V}$

## Typical Performance Characteristics

Unless otherwise specified, Auto-PWM/PFM, $\mathrm{V}_{\mathbb{I}}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, and recommended components as specified in Table 1.


Figure 11. Load Regulation at $\mathrm{V}_{\text {out }}=1.05 \mathrm{~V}$


Figure 13. Load Regulation at $\mathrm{V}_{\text {OUT }}=1.80 \mathrm{~V}$


Figure 15. Quiescent Current, $\mathrm{I}_{\text {LOAD }}=0, \mathrm{EN}=1.8 \mathrm{~V}$


Figure 12. Load Regulation at $\mathrm{V}_{\text {out }}=1.35 \mathrm{~V}$


Figure 14. \% V ${ }_{\text {Out }}$ Shift vs. Temperature (Normalized)


Figure 16. Shutdown Current, $\mathrm{I}_{\text {LOAD }}=0, \mathrm{EN}=0$

## Typical Performance Characteristics (Continued)

Unless otherwise specified, $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=1.35 \mathrm{~V}$, and load step $\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}<100 \mathrm{~ns}$.

## Load Transient Response



Ch3 $200 \mathrm{~mA} \Omega \mathrm{Ch} 420.0 \mathrm{mV}$
Figure 17. 50 mA to $\mathbf{4 0 0 m A}$ to 50 mA , Forced PWM




Figure 18. $\mathbf{5 0} \mathrm{mA}$ to $\mathbf{4 0 0 m A}$ to $\mathbf{5 0 m A}$, Auto PWM/PFM


Figure 20. 0 mA to 125 mA to 0 mA , Auto PWM/PFM

## Typical Performance Characteristics (Continued)

Unless otherwise specified, $\mathrm{V}_{\mathbb{I N}}=3.6 \mathrm{~V}$.
VSEL Transitions


Figure 21. Single-Step, RLOAD $=6.2 \Omega$


Figure 23. Single-Step, $\mathbf{R}_{\text {LOAD }}=50 \Omega$


Figure 22. Single-Step, $\mathrm{R}_{\text {LOAD }}=6.2 \Omega$


Figure 24. Single-Step, $\mathbf{R}_{\text {LOAD }}=50 \Omega$

## Typical Performance Characteristics (Continued)

Unless otherwise specified, $\mathrm{V}_{\mathbb{I N}}=3.6 \mathrm{~V}$.
VSEL Transitions


Figure 25. Single-Step from Forced PWM (MODE1=0),
$R_{\text {LOAD }}=50 \Omega$


Figure 27. Single-Step from Auto PWM/PFM (MODE1=1), $R_{\text {LOAD }}=50 \Omega$


Figure 26. Single-Step, $\mathrm{R}_{\text {LOAD }}=6.2 \Omega$


Figure 28. Multi-Step, Controlled DAC Step ( $9.6 \mathrm{mV} / \mu \mathrm{s}$ ) DEF_Slew 6 (110), 800mA Load

## Typical Performance Characteristics (Continued)

$R_{\text {LOAD }}$ is switched with N -channel MOSFET from VOUT to $G N D . \mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$, initial $\mathrm{V}_{\text {OUT }}=1.35 \mathrm{~V}$, initial $\mathrm{I}_{\text {LOAD }}=0 \mathrm{~mA}$.

## Short Circuit and Over-Current Fault Response



Figure 29. Metallic Short Applied at VOUT


Figure 31. R $_{\text {LOAD }}=660 \mathrm{~m} \Omega$


Figure 30. Metallic Short Applied at VOUT


Figure 32. $R_{\text {LOAD }}=660 \mathrm{~m} \Omega$

## Typical Performance Characteristics (Continued)

Unless otherwise specified, $\mathrm{V}_{\mathbb{I N}}=3.6 \mathrm{~V}$.


Figure 33. SW-Node Jitter (Infinite Persistence), $\mathrm{I}_{\text {LOAD }}=200 \mathrm{~mA}$


Figure 35. Soft Start, R $_{\text {LOAD }}=50 \Omega$


Figure 34. SW-Node Jitter, External Synchronization (Infinite Persistence), I LOAD $=200 \mathrm{~mA}$


Figure 36. $\mathrm{V}_{\mathrm{IN}}$ Ripple Rejection (PSRR)

## Circuit Description

## Overview

The FAN5355 is a synchronous buck regulator that typically operates at 3 MHz with moderate to heavy load currents. At light load currents, the converter operates in power-saving PFM mode. The regulator automatically transitions between fixed-frequency PWM and variable-frequency PFM mode to maintain the highest possible efficiency over the full range of load current.

The FAN5355 uses a very fast non-linear control architecture to achieve excellent transient response with minimum-sized external components.

The FAN5355 integrates an $I^{2} \mathrm{C}$-compatible interface, allowing transfers up to 3.4 Mbps . This communication interface can be used to:

1. Dynamically re-program the output voltage in 12.5 mV increments.
2. Reprogram the mode of operation to enable or disable PFM mode.
3. Control voltage transition slew rate.
4. Control the frequency of operation by synchronizing to an external clock.
5. Enable / disable the regulator.

For more details, refer to the $I^{2} C$ Interface and Register Description sections.

Output Voltage Programming

| Option $^{(11)}$ | VOUT Equation |  |
| :---: | :--- | :--- |
| $00,02,03$ | $\mathrm{~V}_{\text {OUT }}=0.75+\mathrm{N}_{\text {VSEL }} \bullet 12.5 \mathrm{mV}$ | (1) |
| 06 | $\mathrm{~V}_{\text {OUT }}=1.1875+\mathrm{N}_{\text {VSEL }} \bullet 12.5 \mathrm{mV}$ | (2) |

where $\mathrm{N}_{\text {vSEL }}$ is the decimal value of the setting of the VSEL register that controls Vout.

## Note:

11. Option 02 maximum voltage is 1.4375 V (see Table 3).

## Power-Up, EN, and Soft-Start

All internal circuits remain de-biased and the IC is in a very low quiescent-current state until the following are true:

1. $\mathrm{V}_{\mathrm{IN}}$ is above its rising UVLO threshold, and
2. EN is HIGH .

At that point, the IC begins a soft-start cycle, its $I^{2} C$ interface is enabled, and its registers are loaded with their default values.

During the initial soft start, $\mathrm{V}_{\text {Out }}$ ramps linearly to the set point programmed in the VSEL register selected by the VSEL pin. The soft start features a fixed output-voltage slew rate of $18.75 \mathrm{~V} / \mathrm{ms}$ and achieves regulation approximately $90 \mu \mathrm{~s}$ after EN rises. PFM mode is enabled during soft start until the output is in regulation, regardless of the MODE bit settings. This allows the regulator to start into a partially charged output without discharging it; in other words, the regulator does not allow current to flow from the load back to the battery.

As soon as the output has reached its set point, the control forces PWM mode for about $85 \mu$ s to allow all internal control circuits to calibrate.

| Symbol | Description |  | Value ( $\mu \mathrm{s}$ ) |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SSDLY }}$ | Time from EN to start of soft-start ramp |  | 75 |
| $\mathrm{t}_{\text {REG }}$ | Vout ramp start to regulation | Opt 03, 06 | 16 +(VSEL-0.7) X 53 |
|  |  | Opt 00, 02 | (VSEL-0.1) X 53 |
| tpok | PWROK (CONTROL2[5]) rising from end of $t_{\text {REG }}$ and regulator stays in PWM mode during this time |  | 10 |

Table 2. Soft-Start Timing (see Figure 37)


Figure 37. Soft-Start Timing

Table 3. VSEL vs. VOUT

| VSEL Value |  |  | VOUT |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Dec | Binary | Hex | 00, 03 | 02 | 06 |
| 0 | 000000 | 00 | 0.7500 | 0.7500 | 1.1875 |
| 1 | 000001 | 01 | 0.7625 | 0.7625 | 1.2000 |
| 2 | 000010 | 02 | 0.7750 | 0.7750 | 1.2125 |
| 3 | 000011 | 03 | 0.7875 | 0.7875 | 1.2250 |
| 4 | 000100 | 04 | 0.8000 | 0.8000 | 1.2375 |
| 5 | 000101 | 05 | 0.8125 | 0.8125 | 1.2500 |
| 6 | 000110 | 06 | 0.8250 | 0.8250 | 1.2625 |
| 7 | 000111 | 07 | 0.8375 | 0.8375 | 1.2750 |
| 8 | 001000 | 08 | 0.8500 | 0.8500 | 1.2875 |
| 9 | 001001 | 09 | 0.8625 | 0.8625 | 1.3000 |
| 10 | 001010 | 0A | 0.8750 | 0.8750 | 1.3125 |
| 11 | 001011 | 0B | 0.8875 | 0.8875 | 1.3250 |
| 12 | 001100 | OC | 0.9000 | 0.9000 | 1.3375 |
| 13 | 001101 | 0D | 0.9125 | 0.9125 | 1.3500 |
| 14 | 001110 | 0E | 0.9250 | 0.9250 | 1.3625 |
| 15 | 001111 | 0F | 0.9375 | 0.9375 | 1.3750 |
| 16 | 010000 | 10 | 0.9500 | 0.9500 | 1.3875 |
| 17 | 010001 | 11 | 0.9625 | 0.9625 | 1.4000 |
| 18 | 010010 | 12 | 0.9750 | 0.9750 | 1.4125 |
| 19 | 010011 | 13 | 0.9875 | 0.9875 | 1.4250 |
| 20 | 010100 | 14 | 1.0000 | 1.0000 | 1.4375 |
| 21 | 010101 | 15 | 1.0125 | 1.0125 | 1.4500 |
| 22 | 010110 | 16 | 1.0250 | 1.0250 | 1.4625 |
| 23 | 010111 | 17 | 1.0375 | 1.0375 | 1.4750 |
| 24 | 011000 | 18 | 1.0500 | 1.0500 | 1.4875 |
| 25 | 011001 | 19 | 1.0625 | 1.0625 | 1.5000 |
| 26 | 011010 | 1A | 1.0750 | 1.0750 | 1.5125 |
| 27 | 011011 | 1B | 1.0875 | 1.0875 | 1.5250 |
| 28 | 011100 | 1C | 1.1000 | 1.1000 | 1.5375 |
| 29 | 011101 | 1D | 1.1125 | 1.1125 | 1.5500 |
| 30 | 011110 | 1E | 1.1250 | 1.1250 | 1.5625 |
| 31 | 011111 | 1F | 1.1375 | 1.1375 | 1.5750 |
| 32 | 100000 | 20 | 1.1500 | 1.1500 | 1.5875 |
| 33 | 100001 | 21 | 1.1625 | 1.1625 | 1.6000 |
| 34 | 100010 | 22 | 1.1750 | 1.1750 | 1.6125 |
| 35 | 100011 | 23 | 1.1875 | 1.1875 | 1.6250 |
| 36 | 100100 | 24 | 1.2000 | 1.2000 | 1.6375 |
| 37 | 100101 | 25 | 1.2125 | 1.2125 | 1.6500 |
| 38 | 100110 | 26 | 1.2250 | 1.2250 | 1.6625 |
| 39 | 100111 | 27 | 1.2375 | 1.2375 | 1.6750 |
| 40 | 101000 | 28 | 1.2500 | 1.2500 | 1.6875 |
| 41 | 101001 | 29 | 1.2625 | 1.2625 | 1.7000 |
| 42 | 101010 | 2A | 1.2750 | 1.2750 | 1.7125 |
| 43 | 101011 | 2B | 1.2875 | 1.2875 | 1.7250 |
| 44 | 101100 | 2C | 1.3000 | 1.3000 | 1.7375 |
| 45 | 101101 | 2D | 1.3125 | 1.3125 | 1.7500 |
| 46 | 101110 | 2E | 1.3250 | 1.3250 | 1.7625 |
| 47 | 101111 | 2F | 1.3375 | 1.3375 | 1.7750 |
| 48 | 110000 | 30 | 1.3500 | 1.3500 | 1.7875 |
| 49 | 110001 | 31 | 1.3625 | 1.3625 | 1.8000 |
| 50 | 110010 | 32 | 1.3750 | 1.3750 | 1.8125 |
| 51 | 110011 | 33 | 1.3875 | 1.3875 | 1.8250 |
| 52 | 110100 | 34 | 1.4000 | 1.4000 | 1.8375 |
| 53 | 110101 | 35 | 1.4125 | 1.4125 | 1.8500 |
| 54 | 110110 | 36 | 1.4250 | 1.4250 | 1.8625 |
| 55 | 110111 | 37 | 1.4375 | 1.4375 | 1.8750 |
| 56 | 111000 | 38 | 1.4500 | 1.4375 | 1.8875 |
| 57 | 111001 | 39 | 1.4625 | 1.4375 | 1.9000 |
| 58 | 111010 | 3A | 1.4750 | 1.4375 | 1.9125 |
| 59 | 111011 | 3B | 1.4875 | 1.4375 | 1.9250 |
| 60 | 111100 | 3C | 1.5000 | 1.4375 | 1.9375 |
| 61 | 111101 | 3D | 1.5125 | 1.4375 | 1.9500 |
| 62 | 111110 | 3E | 1.5250 | 1.4375 | 1.9625 |
| 63 | 111111 | 3F | 1.5375 | 1.4375 | 1.9750 |

## Software Enable

The EN_DCDC bit, VSELx[7] can be used to enable the regulator in conjunction with the EN pin. Setting EN_DCDC with EN HIGH begins the soft-start sequence described above.

| EN_DCDC Bit | EN Pin | $\mathbf{I}^{\mathbf{2}} \mathbf{C}$ | REGULATOR |
| :---: | :---: | :---: | :---: |
| 0 | 0 | OFF | OFF |
| 1 | 1 | ON | ON |
| 1 | 0 | OFF | OFF |
| 0 | 1 | ON | OFF |

Table 4. EN_DCDC Behavior

## Light-Load (PFM) Operation

The FAN5355 offers a low-ripple, single-pulse PFM mode to save power and improve efficiency when the load current is very low. PFM operation features:

- Smooth transitions between PFM and PWM modes
- Single-pulse operation for low ripple
- Predictable PFM entry and exit currents.

PFM begins after the inductor current has become discontinuous, crossing zero during the PWM cycle in 32 consecutive cycles. PFM exit occurs when discontinuous current mode (DCM) operation cannot supply sufficient current to maintain regulation. During PFM mode, the inductor current ripple is about $40 \%$ higher than in PWM mode. The load current required to exit PFM mode is thereby about 20\% higher than the load current required to enter PFM mode, providing sufficient hysteresis to prevent "mode chatter."

While PWM ripple voltage is typically less than 4 mV PP, PFM ripple voltage can be up to $30 \mathrm{mV} V_{\text {PP }}$ during very light load. To prevent significant undershoot when a load transient occurs, the initial DC set point for the regulator in PFM mode is set 10 mV higher than in PWM mode. This offset decays to about 5 mV after the regulator has been in PFM mode for $\sim 100 \mu \mathrm{~s}$. The maximum instantaneous voltage in PFM is 30 mV above the set point.

PFM mode can be disabled by writing to the mode control bits: CONTROL1[3:0] (see Table 10 for details).
Some vendors provide both "Light PFM" (LPFM) and "Fast PFM" (FPFM) modes, while the FAN5355 provides only one PFM mode. The FAN5355's single PFM mode features the fast transient recovery of FPFM, but does this with the low quiescent current consumption similar to LPFM mode.

## Switching-Frequency Control and Synchronization

The nominal internal oscillator frequency is 3 MHz . The regulator runs at its internal clock frequency until these conditions are met:

1. EN_SYNC bit, CONTROL1[5], is set; and
2. A valid frequency appears on the SYNC pin.

| CONTROL2 |  | fsYnc Valid |  |  |
| :---: | :---: | :---: | :---: | :---: |
| PLL_MULT | f SYNC $^{\prime}$ Divider | Min. | Typ. | Max. |
| 00 | 1 | 1.80 | 3.00 | 4.00 |
| 01 | 2 | 0.90 | 1.50 | 2.00 |
| 10 | 3 | 0.60 | 1.00 | 1.33 |
| 11 | 4 | 0.45 | 0.75 | 1.00 |

Table 5.SYNC Frequency Validation for fosc(INTERNAL) $=3.0 \mathrm{MHz}$
If the EN_SYNC is set and SYNC fails validation, the regulator continues to run at its internal oscillator frequency. The regulator is functional if $\mathrm{f}_{\text {SYN }}$ is valid, as defined in Table 5, but its performance is compromised if $f_{\text {SYNC }}$ is outside the $f_{\text {SYNC }}$ window in the Electrical Specifications.
When CONTROL1[3:2] = 00 and the VSEL line is LOW, the converter operates according to the MODEO bit, CONTROL1[0], with synchronization disabled regardless of the state of the EN_SYNC and HW_nSW bits.

## Output Voltage Transitions

The IC regulates Vout to one of two set point voltages, as determined by the VSEL pin and the HW_nSW bit.

| VSEL Pin | HW_nSW Bit | V $_{\text {OUt }}$ Set Point | PFM |
| :---: | :---: | :---: | :---: |
| 0 | 1 | VSEL0 | Allowed |
| 1 | 1 | VSEL1 | Per MODE1 |
| x | 0 | VSEL1 | Per MODE1 |

Table 6. Vout Set Point and Mode Control MODE_CTRL, CONTROL1[3:2] = 00

If HW_nSW $=0, V_{\text {out }}$ transitions are initiated through the following sequence:

1. Write the new setpoint in VSEL1.
2. Write desired transition rate in DEFSLEW, CONTROL2[2:0], and set the GO bit in CONTROL2[7].
If HW_nSW $=1$, Vout transitions are initiated either by changing the state of the VSEL pin or by writing to the VSEL register selected by the VSEL pin.

## Positive Transitions

When transitioning to a higher $V_{\text {out, }}$ the regulator can perform the transition using multi-step or single-step mode.

## Multi-Step Mode:

Applies to Options 03 and 06 only.
The internal DAC is stepped at a rate defined by DEFSLEW, CONTROL2[2:0], ranging from 000 to 110 . This mode minimizes the current required to charge Cout and thereby minimizes the current drain from the battery when transitioning. The PWROK bit, CONTROL2[5], remains LOW until about $1.5 \mu \mathrm{~s}$ after the DAC completes its ramp.


Figure 38. Multi-Step $\mathrm{V}_{\text {out }}$ Transition

## Single-Step Mode:

Used if DEFSLEW, CONTROL2[2:0] = 111. The internal DAC is immediately set to the higher voltage and the regulator performs the transition as quickly as its current-limit circuit allows, while avoiding excessive overshoot.
Figure 39 shows single-step transition timing. $\mathrm{t}_{\mathrm{V}(\mathrm{L}-\mathrm{H})}$ is the time it takes the regulator to settle to within $2 \%$ of the new set point and is typically $7 \mu \mathrm{~s}$ for a full-range transition (from 000000 to 111111). The PWROK bit, CONTROL2[5], goes LOW until the transition is complete and Vout settled. This typically occurs $\sim 2 \mu \mathrm{~s}$ after $\mathrm{tv}_{\mathrm{V}(\mathrm{L}-\mathrm{H})}$.

It is good practice to reduce the load current before making positive VSEL transitions. This reduces the time required to make positive load transitions and avoids current-limit-induced overshoot.


Figure 39. Single-Step Vout Transition
All positive Vout transitions inhibit PFM until the transition is complete, which occurs at the end of $\mathrm{t}_{\text {POK(L-H) }}$.

## Negative Transitions

When moving from VSEL=1 to VSEL=0, the regulator enters PFM mode, regardless of the condition of the SYNC pin or MODE bits, and remains in PFM until the transition is completed. Reverse current through the inductor is blocked, and the PFM minimum frequency control inhibited, until the new set point is reached, at which time the regulator resumes control using the mode established by MODE_CTRL. The transition time from $\mathrm{V}_{\text {HIGH }}$ to $\mathrm{V}_{\text {Low }}$ is controlled by the load current and output capacitance as:

$$
\begin{equation*}
\mathrm{t}_{\mathrm{V}(\mathrm{H}-\mathrm{L})}=\mathrm{C}_{\mathrm{OUT}} \bullet \frac{\mathrm{~V}_{\mathrm{HIGH}}-\mathrm{V}_{\mathrm{LOW}}}{\mathrm{I}_{\mathrm{LOAD}}} \tag{3}
\end{equation*}
$$



Figure 40. Negative $\mathrm{V}_{\text {OUT }}$ Transition

## Protection Features

## Current Limit / Auto-Restart

The regulator includes cycle-by-cycle current limiting, which prevents the instantaneous inductor current from exceeding the current-limit threshold.

The IC enters "fault" mode after sustained over-current. If current limit is asserted for more than 32 consecutive cycles (about $20 \mu \mathrm{~s}$ ), the IC returns to shut-down state and remains in that condition for $\sim 80 \mu \mathrm{~s}$. After that time, the regulator attempts to restart with a normal soft-start cycle. If the fault has not cleared, it shuts down $\sim 10 \mu$ s later.

If the fault is a short circuit, the initial current limit is $\sim 30 \%$ of the normal current limit, which produces a very small drain on the system power source.

## Thermal Protection

When the junction temperature of the IC exceeds $150^{\circ} \mathrm{C}$, the device turns off all output MOSFETs and remains in a low quiescent-current state until the die cools to $130^{\circ} \mathrm{C}$ before commencing a normal soft-start cycle.

## Under-Voltage Lockout (UVLO)

The IC turns off all MOSFETs and remains in a very low quiescent-current state until $\mathrm{V}_{\mathrm{IN}}$ rises above the UVLO threshold.

## $I^{2} \mathrm{C}$ Interface

The FAN5355's serial interface is compatible with standard, fast, and HS mode $1^{2} \mathrm{C}$ bus specifications. The FAN5355's SCL line is an input and its SDA line is a bi-directional opendrain output; it can only pull down the bus when active. The SDA line only pulls LOW during data reads and when signaling ACK. All data is shifted in MSB (bit 7) first.
SDA and SCL are normally pulled up to a system I/O power supply (VCCIO), as shown in Figure 1. If the $I^{2} \mathrm{C}$ interface is not used, SDA and SCL should be tied to AVIN to minimize quiescent current consumption.

## Addressing

FAN5355 has four user-accessible registers:

|  | Address |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |  |
| VSELO | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| VSEL1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  |
| CONTROL1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  |
| CONTROL2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  |

Table 7. ${ }^{2} \mathrm{C}$ Register Addresses

## Slave Address

In Table 8, A1 and A0 are according to the Ordering Information table on page 2.

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 1 | 0 | A 1 | A 0 | $\mathrm{R} / \overline{\mathrm{W}}$ |

## Table 8. $I^{2} \mathrm{C}$ Slave Address

## Bus Timing

As shown in Figure 41, data is normally transferred when SCL is LOW. Data is clocked in on the rising edge of SCL. Typically, data transitions shortly at or after the falling edge of SCL to allow ample time for the data to set up before the next SCL rising edge.


Figure 41. Data Transfer Timing
Each bus transaction begins and ends with SDA and SCL HIGH. A transaction begins with a "START" condition, which is defined as SDA transitioning from 1 to 0 with SCL HIGH, as shown in Figure 42.


Figure 42. Start Bit
A transaction ends with a "STOP" condition, which is defined as SDA transitioning from 0 to 1 with SCL HIGH, as shown in Figure 43.


Figure 43. Stop Bit
During a read from the FAN5355 (Figure 46), the master issues a "Repeated Start" after sending the register address and before resending the slave address. The "Repeated Start" is a 1 to 0 transition on SDA while SCL is HIGH, as shown in Figure 44.

## High-Speed (HS) Mode

The protocols for High-Speed (HS), Low-Speed (LS), and Fast-Speed (FS) modes are identical, except the bus speed for HS mode is 3.4 MHz . HS mode is entered when the bus master sends the HS master code 00001XXX after a start condition. The master code is sent in FS mode (less than 400 KHz clock) and slaves do not ACK this transmission.

The master then generates a repeated-start condition (Figure 44) that causes all slaves on the bus to switch to HS mode. The master then sends $I^{2} \mathrm{C}$ packets, as described above, using the HS-mode clock rate and timing.
The bus remains in HS mode until a stop bit (Figure 43) is sent by the master. While in HS mode, packets are separated by repeated-start conditions (Figure 44).


Figure 44. Repeated-Start Timing

## Read and Write Transactions

The following figures outline the sequences for data read and write. Bus control is signified by the shading of the packet, defined as Master Drives Bus and Slave Drives Bus

All addresses and data are MSB first.

| Symbol | Definition |
| :---: | :--- |
| S | START, see Figure 42. |
| A | ACK. The slave drives SDA to 0 to acknowledge the <br> preceding packet. |
| $\bar{A}$ | NACK. The slave sends a 1 to NACK the preceding <br> packet. |
| R | Repeated START, see Figure 44. |
| P | STOP, see Figure 43. |

Table 9. $\quad I^{2} C$ Bit Definitions for Figure 45 - Figure 46


Figure 45. Write Transaction


Figure 46. Read Transaction

## Register Descriptions

## Default Values

Each option of the FAN5355 (see Ordering Information on page 2) has different default values for the some of the register bits. Table 10 defines both the default values and the bit's type (as defined in Table 11) for each available option.

VSELO

| Option | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{V}_{\text {out }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1.05 |
| 02 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1.05 |
| 03 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1.00 |
| 06 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1.80 |

CONTROL1

| Option | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00,02 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 03,06 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |

VSEL1

| Option | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{V}_{\text {out }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1.35 |
| 02 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1.20 |
| 03 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1.20 |
| 06 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1.80 |

CONTROL2

| Option | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00,02 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |
| 03,06 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |

Table 10. Default Values and Bit Types for VSEL and CONTROL Registers

| $\#$ | Active bit. | Changing this bit changes the behavior of the converter, as described below. |
| :---: | :--- | :--- |
| $\#$ | Disabled. | Converter logic ignores changes made to this bit. Bit can be written to and read-back. |
| $\#$ | Read-only. | Writing to this bit through I ${ }^{2}$ C does not change the read-back value, nor does it change converter behavior. |

Table 11. Bit-Type Definitions for Table 10

## Bit Definitions

The following table defines the operation of each register bit. Superscript characters define the default state for each option. Superscripts ${ }^{0,2,3,6}$ signify the default values for options $00,02,03$, and 06 , respectively. ${ }^{\text {A }}$ signifies the default for all options.

| Bit | Name | Value | Description |
| :---: | :---: | :---: | :---: |
| VSELO |  |  | Register Address: 00 |
| 7 | EN_DCDC | 0 | Device in shutdown regardless of the state of the EN pin. This bit is mirrored in VSEL1. A write to bit 7 in either register establishes the EN_DCDC value. |
|  |  | $1^{\text {A }}$ | Device enabled when EN pin is HIGH, disabled when EN is LOW. |
| 6 | Reserved | 1 |  |
| 5:0 | DAC[5:0] | $\begin{gathered} \text { Table } \\ 10 \end{gathered}$ | 6-bit DAC value to set $\mathrm{V}_{\text {Out }}$. |
| VSEL1 |  |  | Register Address: 01 |
| 7 | EN_DCDC | 0 | Device in shutdown regardless of the state of the EN pin. This bit is mirrored in VSELO. A write to bit 7 in either register establishes the EN_DCDC value. |
|  |  | $1^{\text {A }}$ | Device enabled when EN pin is HIGH, disabled when EN is LOW. |
| 6 | Reserved | 1 |  |
| 5:0 | DAC[5:0] | Table 10 | 6-bit DAC value to set $\mathrm{V}_{\text {Out }}$. |
| CONTROL1 |  |  | Register Address: 02 |
| 7:6 | Reserved | $10^{\text {A }}$ | Vendor ID bits. Writing to these bits has no effect on regulator operation. These bits can be used to distinguish between vendors via $\mathrm{I}^{2} \mathrm{C}$. |
| 5 | EN_SYNC | $0^{\text {A }}$ | Disables external signal on SYNC from affecting the regulator. |
|  |  | 1 | When a valid frequency is detected on SYNC, the regulator synchronizes to it and PFM is disabled, except when MODE $=00$, VSEL pin $=$ LOW, and HW_nSW $=1$. |
| 4 | HW_nSW | 0 | $\mathrm{V}_{\text {Out }}$ is controlled by VSEL1. Voltage transitions occur by writing to the VSEL1, then setting the GO bit. |
|  |  | $1^{\text {A }}$ | $\mathrm{V}_{\text {Out }}$ is programmed by the VSEL pin. $\mathrm{V}_{\text {Out }}=$ VSEL1 when VSEL is HIGH, and VSEL0 when VSEL is LOW. |
| 3:2 | MODE_CTRL | $00^{\text {A }}$ | Operation follows MODE0, MODE1. |
|  |  | 01 | PFM with automatic transitions to PWM, regardless of VSEL. |
|  |  | 10 | PFM disabled (forced PWM), regardless of VSEL. |
|  |  | 11 | Unused. |
| 1 | MODE1 | $0^{\text {A }}$ | PFM disabled (forced PWM) when regulator output is controlled by VSEL1. |
|  |  | 1 | PFM with automatic transitions to PWM when regulator output is controlled by VSEL1. |
| 0 | MODE0 | $0^{\text {A }}$ | PFM with automatic transitions to PWM when VSEL is LOW. Changing this bit has no effect on the operation of the regulator. |
|  |  | 1 |  |
| CONTROL2 |  |  | Register Address: 03 |
| 7 | GO | $0^{\text {A }}$ | This bit has no effect when HW_nSW = 1 . |
|  |  | 1 | Starts a $\mathrm{V}_{\text {Out }}$ transition if HW_nSW $=0$. This bit must be written by the external master to 1 for the next $\mathrm{V}_{\text {out }}$ transition to start, even if its value might have already been 1 from the last $\mathrm{V}_{\text {out }}$ transition. |
| 6 | OUTPUT DISCHARGE | $0^{\text {A }}$ | When the regulator is disabled, $\mathrm{V}_{\text {Out }}$ is not discharged. |
|  |  | 1 | When the regulator is disabled, $\mathrm{V}_{\text {Out }}$ discharges through an internal pull down. |
| 5 | PWROK (read only) | 0 | $\mathrm{V}_{\text {Out }}$ is not in regulation or is in current limit. |
|  |  | 1 | $\mathrm{V}_{\text {out }}$ is in regulation. |
| 4:3 | PLL_MULT | $00^{\text {A }}$ | $\mathrm{f}_{\mathrm{SW}}=\mathrm{f}_{\mathrm{SYNC}}$ when synchronization is enabled. |
|  |  | 01 | $\mathrm{f}_{\text {SW }}=2 \mathrm{X} \mathrm{f}_{\text {SYNC }}$ when synchronization is enabled. |
|  |  | 10 | $\mathrm{f}_{\text {SW }}=3 \mathrm{X} \mathrm{f}_{\text {SYNC }}$ when synchronization is enabled. |
|  |  | 11 | $\mathrm{f}_{\text {SW }}=4 X \mathrm{f}_{\text {SYNC }}$ when synchronization is enabled. |
| 2:0 | DEFSLEW | 000 | $\mathrm{V}_{\text {Out }}$ slews at $0.15 \mathrm{mV} / \mu \mathrm{s}$ during positive $\mathrm{V}_{\text {Out }}$ transitions. |
|  |  | 001 | $\mathrm{V}_{\text {OUT }}$ slews at $0.30 \mathrm{mV} / \mu$ s during positive $\mathrm{V}_{\text {OUT }}$ transitions. |
|  |  | 010 | $\mathrm{V}_{\text {Out }}$ slews at $0.60 \mathrm{mV} / \mu \mathrm{s}$ during positive $\mathrm{V}_{\text {Out }}$ transitions. |
|  |  | 011 | $\mathrm{V}_{\text {Out }}$ slews at $1.20 \mathrm{mV} / \mu$ s during positive $\mathrm{V}_{\text {Out }}$ transitions. |
|  |  | 100 | $\mathrm{V}_{\text {OUT }}$ slews at $2.40 \mathrm{mV} / \mu \mathrm{s}$ during positive $\mathrm{V}_{\text {OUT }}$ transitions. |
|  |  | 101 | $\mathrm{V}_{\text {Out }}$ slews at $4.80 \mathrm{mV} / \mu$ s during positive $\mathrm{V}_{\text {OUt }}$ transitions. |
|  |  | 110 | $\mathrm{V}_{\text {OUT }}$ slews at $9.60 \mathrm{mV} / \mu$ s during positive $\mathrm{V}_{\text {OUt }}$ transitions. |
|  |  | $111^{\text {A }}$ | Positive $\mathrm{V}_{\text {out }}$ transitions use single-step mode (see Figure 39). |

## Physical Dimensions


(Ø0.25)

RECOMMENDED LAND PATTERN (NSMD)

SIDE VIEWS

NOTES:
A. NO JEDEC REGISTRATION APPLIES
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

Figure 47. 12-Bump WLCSP, 0.5mm Pitch

## Product-Specific Dimensions

| Product | $\mathbf{D}$ | $\mathbf{E}$ | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: | :---: |
| FAN5355UC | $2.210+/-0.040$ | $1.440+/-0.040$ | 0.220 | 0.355 |

[^1]
## Physical Dimensions



Figure 48. 10-pin, 3x3mm Molded Leadless Package (MLP)
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/packaging/.

## FAIRCHILD <br> SEMICONDUCTOR•

## TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

| AccuPowertm | F-PFS ${ }^{\text {TM }}$ | Power-SPM ${ }^{\text {™ }}$ | E SYSTEM ${ }^{\text {®* }}$ |
| :---: | :---: | :---: | :---: |
| Auto-SPM ${ }^{\text {™ }}$ | FRFET ${ }^{\text {® }}$ | PowerTrench ${ }^{\text {® }}$ | GENERAL |
| Build it Now ${ }^{\text {m }}$ | Global Power Resource ${ }^{\text {SM }}$ | Power $X S^{\text {TM }}$ | The Power Franch |
| CorePLUS ${ }^{\text {TM }}$ | Green FPS ${ }^{\text {m }}$ | Programmable Active Droop ${ }^{\text {m }}$ | - ver |
| CorePONER ${ }^{\text {™ }}$ | Green FPS ${ }^{\text {m }}$ e-Series ${ }^{\text {m }}$ | QFET ${ }^{\text {® }}$ | franchise |
| CROSSVOLTm | Gmax ${ }^{\text {m }}$ | QS'm | TinyBoost ${ }^{\text {m }}$ |
| CTL ${ }^{\text {m }}$ | GTOm | Quiet Series ${ }^{\text {m }}$ | TinyBuck ${ }^{\text {TM }}$ |
| Current Transfer Logic ${ }^{\text {TM }}$ | IntellimAX'm | RapidConfigure ${ }^{\text {TM }}$ | TinyCalctm |
| DEUXPEED ${ }^{\text {® }}$ | ISOPLANAR ${ }^{\text {™ }}$ | $\mathrm{CO}^{\text {TM }}$ | TinyLogic ${ }^{\text {a }}$ |
| Dual Cool ${ }^{\text {TM }}$ | MegaBuck ${ }^{\text {m }}$ |  | TINYOPTOTM |
| Ecospark ${ }^{\text {® }}$ | MICROCOUPLER ${ }^{\text {m }}$ | Saving our world, $1 \mathrm{~mW} W / \mathrm{kW}$ at a time ${ }^{m}$ SignalMisetm | TinyPowertm |
| EfficientMax ${ }^{\text {TM }}$ | MicroFET ${ }^{\text {™ }}$ | SmartMax ${ }^{\text {m }}$ | TinyPMM ${ }^{\text {m }}$ |
| ESBC'm | MicroPak ${ }^{\text {m }}$ | SMART START'M | Tiny Mire ${ }^{\text {TM }}$ |
| $]^{(8)}$ | MicroPak $2^{\text {tm }}$ | SPM ${ }^{\text {® }}$ | TriFault Detect ${ }^{\text {TM }}$ |
| Fairchild ${ }^{\text {® }}$ | MillerDrive ${ }^{\text {m }}$ | STEALTH ${ }^{\text {™ }}$ | TRUECURRENT |
| Fairchild Semiconductor ${ }^{*}$ | MotionMax ${ }^{\text {TM }}$ | SuperFET ${ }^{\text {m }}$ | $\mu$ SerDes ${ }^{\text {tm }}$ |
| FACT Quiet Series ${ }^{\text {TM }}$ | Motion-SPM ${ }^{\text {m }}$ | SuperSOTM-3 | M |
| $\mathrm{FACT}^{-}$ | OptoHiT ${ }^{\text {TM }}$ | SuperSOTm-6 | 1 SerDes |
| $\begin{aligned} & \text { FACT } \\ & \text { FAST }^{*} \end{aligned}$ | OPTOLOGIC ${ }^{\text {® }}$ | SuperSOTTM-8 | UHC ${ }^{\text {® }}$ |
| FastvCore ${ }^{\text {tm }}$ | OPTOPLANAR ${ }^{\text {® }}$ | SupreMOS ${ }^{\text {® }}$ | Ultra FRFET ${ }^{\text {TM }}$ |
| FETBench ${ }^{\text {TM }}$ |  | SyncFETm | UniFET ${ }^{\text {TM }}$ |
| FlashWriter ${ }^{\text {®** }}$ |  | Sync-Lock ${ }^{\text {™ }}$ | VCX ${ }^{\text {Tm }}$ |
| FPS ${ }^{\text {тм }}$ | PDP SPM ${ }^{\text {TM }}$ |  | VisualMax ${ }^{\text {TM }}$ <br> XSTM |

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.


## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WTHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TOIMPROVE RELIABIUTY, FUNCTION, ORDESIGN. FAIRCHILDDOES NOT ASSUME ANY LIABILITY ARISING OUT OF THEAPPUCATION ORUSE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NETTHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENTRIGHTS, NOR THERIGHTS OF OTHERS. THESE SPEAFICATIONS DONOT EXPAND THE TERMS OF FAIRCHILD'S WORLDMDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WTHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTORCORPORATION.

## As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## ANTI-COUNTERFEITING POLICY

Fairchild Semionnductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our extemal website, whw.fairchildsemi.com, under Sales Support.
Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiending counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly fromF Fairchild or from Authonized Fairchild Distributors who are listed by oountry on our neb page cited above. Products customers buy either from Fairchild diredly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide ary warranty coverage or other assistance for parts bought from Unauthonized Sources. Fairchild is committed to combat this global problem and enoourage our customers to do their part in stopping this practioe by buying direct or from authorized distributors.
PRODUCT STA TUS DEFINITIONS
Definition of Terms

| Datasheet Identification | Product Status | $\quad$ Definition |
| :--- | :--- | :--- |
| Advance Information | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change in <br> any manner without notice. |
| Preliminary | First Production | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild <br> Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes <br> at any time without notice to improve the design. |
| Obsolete | Not In Production | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. <br> The datasheet is for reference information only. |


[^0]:    $I^{2} \mathrm{C}$ is a trademark of Philips Corporation．
    Wi－Fi® is a registered trademark of Wi－Fi Alliance Corporation． WiMax ${ }^{\text {TM }}$ is a trademark of WIMAX Forum Corporation．
    WiBro® is a registered trademark of Telecommunications Technology Association． Netbooks $®$ is a registered trademark of Netbooks，Inc．
    SmartReflex and OMAP are trademarks of Texas Instruments． XSCALE is a trademark of Intel Corporation．
    NVIDIA is a registered trademark of NVIDIA Corporation．

[^1]:    Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

    Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:
    http://www.fairchildsemi.com/packaging/.

