

μPD75048/75P056 General-Purpose 4-Bit Microcomputers With EEPROM and A/D Converter

Description

The µPD75048 is a single-chip CMOS microcomputer containing CPU, ROM, EEPROM, RAM, I/O ports, several timer/counters, A/D converter, vectored interrupts, subsystem clock, and serial interface.

The instruction set allows the user to manipulate RAM data and I/O ports in 1-, 4-, and 8-bit units. The devices are ideally suited for controlling devices which require EEPROM, such as meters requiring individual calibration.

Features

- □ 103 instructions
 - Bit manipulation
 - 4-bit and 8-bit transfer
 - GETI instruction, to convert one 2-byte or two 1-byte instructions into a single 1-byte instruction
 - 1-byte relative branch instruction
- □ Fast execution time (@ 4.19 MHz)
 - High-speed cycle: 0.95 μs
 - Lower-voltage cycles: 1.91 and 15.3 μ s
- 8064 bytes of program ROM: μPD75048
- 16256 bytes of program ROM: μPD75P056
- □ 1024 x 4 bits of EEPROM
- 512 x 4 bits of RAM
 - --- Allows operation on 1, 4, or 8 bits
- Bit sequential buffer
 - 16-bit, bit manipulation memory
- Eight 4-bit registers
- Accumulators
 - --- 1-bit (CY)
 - -4-bit (A)
- 8-bit (XA)□ 48 I/O lines
 - 12 N-channel open drain; can withstand 10 V
 - 12 outputs directly drive LEDs
 - 43 lines can have an on-chip pullup/pulldown resistor
- One external event input

Four timers

- 8-bit basic interval timer
- 8-bit timer/event counter
- -- 14-bit watch timer
- 16-bit multifunction timer/event counter which can be used as an 8-bit timer/event counter, PWM output, 16-bit free-running timer, or 16-bit counter for an integrating A/D converter
- A/D converter
 - -8-channel, 8-bit
- Four zero cross detection pins
- 8-bit serial interface
 - SBI mode
 - 2- or 3-wire mode: data transfer can be full duplex or receive only, and can be MSB or LSB first
- Vectored interrupts
 - Three external interrupts
 - Four internal interrupts
 - Nine inputs which each generate one interrupt request
- Standby modes
 - HALT mode: stops CPU only
 - STOP mode: stops main clock generator
- Operates with oscillator or ceramic resonator
- OTP version: μPD75P056
- CMOS operation, with V_{DD} from 2.7 to 6.0 V

Ordering Information


Part Number	Package Type	ROM
μPD75048CW-xxx	64-pin plastic SDIP	Mask ROM
μPD75048GC-xxx-AB8	64-pin plastic QFP	Mask ROM
μPD75P056CW*	64-pin plastic SDIP	ОТР
μPD75P056GC-AB8*	64-pin plastic QFP	ОТР

^{*}Under Development




Pin Configurations

64-Pin SDIP





64-Pin QFP





Pin Identification

Symbol	Function
P0 ₀ /1NT4	Port 0 input; interrupt 4
P0 ₁ /SCK	Port 0 input; serial clock
P0 ₂ /SO/SB0	Port 0 input; serial out; serial interface
P0 ₃ /SI/SB1	Port 0 input; serial in; serial interface
P1 ₀ /INT0	Port 1 input; interrupt 0
P1 ₁ /INT1	Port 1 input; interrupt 1
P1 ₂ /INT2	Port 1 input, interrupt 2
P1 ₃ /TI0	Port 1 input; timer 0 input
P2 ₀ /PTO0	Port 2 I/O; timer/event counter output
P2 ₁ /PPO	Port 2 I/O; multifunction timer output
P2 ₂ /PCL	Port 2 I/O; clock output
P2 ₃ /BUZ	Port 2 I/O; buzzer output
P3 ₀ -P3 ₃	Port 3 I/O
P4 ₀ -P4 ₃	Port 4 I/O
P5 ₀ -P5 ₃	Port 5 I/O
P6 ₀ /KR0	Port 6 I/O; key scan input 0
P6 ₁ /KR1	Port 6 I/O; key scan input 1
P6 ₂ /KR2	Port 6 I/O; key scan input 2
P6 ₃ /KR3	Port 6 I/O; key scan input 3
P7 ₀ /KR4	Port 7 I/O; key scan input 4
P7 ₁ /KR5	Port 7 I/O; key scan input 5
P7 ₂ /KR6	Port 7 I/O; key scan input 6
P7 ₃ /KR7	Port 7 I/O; key scan input 7
P8 ₀ -P8 ₃	Port 8 I/O
P9 ₀ -P9 ₃	Port 9 I/O
P10 ₀ /MAR	Port 10 I/O; multifunction timer/event counter output
P10 ₁ /MAI	Port 10 I/O; multifunction timer/event counter output
P10 ₂ /MAZ	Port 10 I/O; multifunction timer/event counter output
P10 ₃ /MAT	Port 10 I/O; multifunction timer/event counter input
P11 ₀ /AN0	Port 11 I/O; A/D converter input 0
P11 ₁ /AN1	Port 11 I/O; A/D converter input 1
P11 ₂ /AN2	Port 11 I/O; A/D converter input 2
P11 ₃ /AN3	Port 11 I/O; A/D converter input 3
AN4-AN7	A/D converter inputs 4-7
AV _{DD}	A/D converter positive power supply
AVSS	A/D converter ground
AV _{REF+} AV _{REF-}	A/D converter reference voltages

Symbol	Function
IC (V _{PP})	Internally connected (Programming voltage for µPD75P056)
X1, X2	Main clock inputs
XT1, XT2	Subsystem clock inputs
RESET	Reset input
V _{DD}	Positive power supply
V _{SS}	Ground

PIN FUNCTIONS

P0n/INT4, P01/SCK, P02/SO/SB0, P03/SI/SB1

These pins can be used as 4-bit input port 0. Or, $P0_0$ can also be used for vectored interrupt 4, which interrupts on either the leading edge or the trailing edge of the signal. $P0_1-P0_3$ may also be used for the serial interface in the SBI or 2- or 3-wire mode. SI is the serial input, SO is the serial output, and \overline{SCK} is the serial clock. Reset causes these pins to default to the port 0 input mode.

P10/INTO, P11/INT1, P12/INT2, P13/TI0

These pins can be used as 4-bit input port 1. Or, P1₀ and P1₁ can also be used for edge-triggered interrupts INT0 and INT1. P1₂ can be used for INT2, which is also an edge-triggered input, but one which generates an interrupt request and does not cause an interrupt. P1₃ can be used as an input clock to the timer/event counter to count external events. Reset causes these pins to default to the port 1 input mode.

P20/PTO0, P21/PPO, P22/PCL, P23/BUZ

These pins can be used as 4-bit I/O port 2. When used as an output, the data is latched. When used as an input port, the port outputs are three-state. P2₀ can also be used as the output of the timer/event counter flip flop (TOUT); P2₁ can also be used as the output for the multifunction timer/event counter T flip flop; P2₂ can be used as the output (PCL) of the clock generator; and P2₃ can be used to output square waves for a buzzer. Reset causes these pins to default to the port 2 input mode.

P3₀-P3₃

These pins are used for I/O port 3. Each bit in this port can be independently programmed to be either an input or an output. This port has latched outputs, and can directly drive LEDs. A reset signal causes this port to default to the input mode.



P40-P43, P50-P53

Port 4 and port 5 are identical 4-bit I/O ports which can be combined together to function as a single 8-bit port. Latched outputs will directly drive LEDs. Outputs are N-channel open drain, and can withstand up to 10 volts; pullup resistor mask options are available for these ports. A reset signal causes these ports to default to the input mode.

P6₀/KR0, P6₁/KR1, P6₂/KR2, P6₃/KR3 P7₀/KR4, P7₁/KR5, P7₂/KR6, P7₃/KR7

Ports 6 and 7 are 4-bit I/O ports with latched outputs. Each pin of port 6 can be independently programmed to be either an input or an output, while port 7 can be programmed to be either all inputs or all outputs. Alternately, these pins may be used to detect the falling edge of inputs KR0-KR3 (port 6) and KR4-KR7 (port 7). A reset signal causes these ports to default to the input mode.

P80-P83, P90-P93

Ports 8 and 9 are identical 4-bit I/O ports. Outputs are latched. A reset signal causes these ports to default to the input mode.

P100/MAR, P101/MAI, P102/MAZ, P103/MAT

These pins are used for I/O Port 10. Outputs are N-channel open drain which can withstand up to 10 volts. P100-P102 can also be used as the $\overline{\text{MAR}}$, $\overline{\text{MAI}}$, and $\overline{\text{MAZ}}$ outputs from the multifunction timer/event counter's A/D control logic. P103 can be used as the input $\overline{\text{MAT}}$ to the multifunction timer/event counter's A/D control logic. A reset signal causes this port to default to the input mode.

P11₀/AN0, P11₁/AN1, P11₂/AN2, P11₃/AN3

These pins are used for I/O Port 11, or can alternately be used as A/D converter inputs AN0-AN3. A reset signal causes this port to default to the input mode.

AN4-AN7

A/D converter inputs AN4-AN7.

AV_{DD}

A/D converter positive power supply.

AVSS

A/D converter analog ground.

AVREF+, AVREF-

A/D converter positive and negative reference voltages.

IC/V_{PP}

This pin should be connected to V_{DD} when using the μ PD75048. For the μ PD75P056, this pin is used as the programming voltage input during the EPROM write/verify cycles. When the device is not being programmed, this pin should be connected to V_{DD} .

X1, X2

These pins are the main system clock inputs. The clock can be either a ceramic resonator or a crystal; an external logic signal may also be used.

XT1, XT2

These pins are the subsystem clock inputs. The clock can be either a ceramic resonator or a crystal; an external logic signal may also be used.

RESET

This is the reset input, and it is active low.

V_{DD}


The system positive power supply pin.

Vss

System ground.









Specifications

ROM	8064 bytes (μPD75048) 16256 bytes (μPD75P056)
RAM	512 x 4 bits
EEPROM	1024 x 4 bits
General-purpose registers	4 bits x 8 or 8 bits x 4
Instruction cycle	0.95 μs/1.91 μs/15.3 μs (with main system clock operating at 4.19 MHz)
	122 μs (with subsystem clock operating at 32 kHz)
I/O Ports	48 total lines. There are 12 N-channel opendrain I/O ports, each tolerating as much as 10 volts. (Pullup resistor mask-option is available in the μPD75048 only). The remaining 36 lines are standard CMOS, including 12 input ports and 24 I/O ports. Of these, 27 have software-selectable pullup resistors, and four have software-selectable pulldown resistors.
A/D converter	8-bit x 8-channel
	Low-voltage operation possible (V _{DD} = 2.7 to 6.0 V)
Timer/Counter	Three. These include an 8-bit timer/event counter, an 8-bit basic interval timer, and a clock timer.

Multifunction timer	This can be used as an 8-bit timer/event counter, PWM output, 16-bit free-running timer, or 16-bit counter for an integrating A/D converter.	
Serial interface	NEC standard serial bus interface (SBI)	
	Clock serial interface	
External interrupts	Three vector interrupts, one test input.	
Internal interrupts	Six vector interrupts, one test input.	
Bit sequential buffer	16-bit, on-chip	
Clock output (PCL)	CPU clock φ: 524 kHz, 262 kHz, 65.6 kHz (with main system clock operating at 4.19 MHz)	
Buzzer output (BUZ)	2 kHz, 4 kHz, 32 kHz (with subsystem clock operating at 32.768 kHz)	
Package	64-pin plastic SDIP (750 mil)	
	64-pin plastic QFP (14 x 14 mm)	
Operating voltage	$V_{DD} = 2.7$ to 6.0 V EEPROM target specification $V_{DD} = 2.7$ to 6.0 V	