SMLS256G - SEPTEMBER 1984 - REVISED JUNE 1995

This Data Sheet is Applicable to All TMS27C256s and TMS27PC256s Symbolized With Code "B" as Described on Page 157.

- Organization . . . 32K × 8
- Single 5-V Power Supply
- Pin Compatible With Existing 256K MOS ROMs, PROMs, and EPROMs
- Ail inputs / Outputs Fully TTL Compatible
- Max Access/Min Cycle Time

V<sub>CC</sub> ± 10%

'27C/PC256-10 100 ns
'27C/PC256-12 120 ns
'27C/PC256-15 150 ns
'27C/PC256-17 170 ns
'27C/PC256-20 200 ns
'27C/PC256-25 250 ns


- Power Saving CMOS Technology
- Very High-Speed SNAP! Pulse Programming
- 3-State Output Buffers
- 400-mV Minimum DC Noise Immunity With Standard TTL Loads
- Latchup immunity of 250 mA on All input and Output Lines
- ◆ Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - Active . . . 165 mW Worst Case
  - Standby . . . 1.4 mW Worst Case (CMOS Input Levels)
- PEP4 Version Available With 168-Hour Burn-in, and Choices of Operating Temperature Ranges
- 256K EPROM Available With MIL-STD-883C Class B High Reliability Processing (SMJ27C256)

#### description


The TMS27C256 series are 262144-bit, ultraviolet-light erasable, electrically programmable read-only memories.

The TMS27PC256 series are 262144-bit, onetime electrically programmable read-only memories.

#### J AND N PACKAGES (TOP VIEW)



#### FM PACKAGE (TOP VIEW)



#### PIN NOMENCLATURE

Address inputs
Inputs (programming)/Outputs
Chip Enable/Powerdown
Output Enable
Ground
No Internal Connection
Make No External Connection
5-V Power Supply
13-V Power Supply

PRODUCTION DATA Information is current as of publication data Products conform to specifications per the terms of Texas instrument standard warranty. Production processing does not necessarily includteeting of all parameters.



Copyright © 1995, Texas Instruments Incorporated

7-143

SMLS256G - SEPTEMBER 1984 - REVISED JUNE 1995

# description (continued)

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The data outputs are three-state for connecting multiple devices to a common bus. The TMS27C256 and the TMS27PC256 are pin compatible with 28-pin 256K MOS ROMs, PROMs, and EPROMs.

The TMS27C256 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting-hole rows on 15,2-mm (600-mil) centers. The TMS27PC256 OTP PROM is offered in a dual-in-line plastic package (N suffix) designed for insertion in mounting-hole rows on 15,2-mm (600-mil) centers. The TMS27PC256 OTP PROM is also supplied in a 32-lead plastic leaded chip-carrier package using 1,25-mm (50-mil) lead spacing (FM suffix).

The TMS27C256 and TMS27PC256 are offered with two choices of temperature ranges of 0°C to 70°C (JL, NL, and FML suffixes) and –40°C to 85°C (JE, NE, and FME suffixes). The TMS27C256 and the TMS27PC256 are also offered with 168-hour burn-in on both temperature ranges (JL4, FML4, JE4, and FME4 suffixes); see table below.

All package styles conform to JEDEC standards.

EPROM AND OTP PROM	TEMPERAT	R OPERATING URE RANGES EP4 BURN-IN	168-HR.	FOR PEP4 BURN-IN TURE RANGES
	0°C TO 70°C	- 40°C TO 85°C	0°C TO 70°C	- 40°C TO 85°C
TMS27C256-XXX	JL	JE	JL4	JE4
TMS27PC256-XXX	NL	NE	NL4	NE4
TMS27PC256-XXX	FML	FME	FML4	FME4

These EPROMs and OTP PROMs operate from a single 5-V supply (in the read mode), thus are ideal for use in microprocessor-based systems. One other 13-V supply is needed for programming . All programming signals are TTL level. These devices are programmable by the SNAPI Pulse programming algorithm. The SNAPI Pulse programming algorithm uses a Vpp of 13 V and a V<sub>CC</sub> of 6.5 V for a nominal programming time of four seconds. For programming outside the system, existing EPROM programmers can be used. Locations can be programmed singly, in blocks, or at random.



POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

SMLS256G - SEPTEMBER 1984 - REVISED JUNE 1995

#### operation

The seven modes of operation are listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for V<sub>PP</sub> during programming (13 V for SNAP! Pulse), and 12 V on A9 for the signature mode.

	I -			MODE	Ť			
FUNCTION	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	RAMMING VERIFY PROGRA		SIGNA	
Ē	VIL	VIL	VIH	V <sub>IL</sub>	VIH	VIH	V <sub>I</sub>	L
G	VIL	VIH	X	VIH	V <sub>IL</sub>	×	V <sub>IL</sub>	
VPP	Vcc	Vcc	Vcc	VPP	VPP	VPP	Vcc	
VCC	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vo	
A9	X	X	×	×	×	×	V <sub>H</sub> ‡	V <sub>H</sub> ‡
A0	×	×	×	×	×	×	VIL	VIH
7.00	<del> </del>						CODE	
DQ0-DQ7	Data Out Hi-Z Hi-Z	Data In	Data Out	Hi-Z	MFG	DEVIC		
DQU-DQ1	Date Out	1	1				97	04

 $<sup>^{\</sup>dagger}$  X can be  $V_{IL}$  or  $V_{IH}$ .  $^{\ddagger}$   $V_{H} = 12 V \pm 0.5 V$ .

#### read/output disable

When the outputs of two or more TMS27C256s or TMS27PC256s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins DQ0 through DQ7.

#### latchup immunity

Latchup immunity on the TMS27C256 and TMS27PC256 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. Input-output layout approach controls latchup without compromising performance or packing density.

#### power down

Active I<sub>CC</sub> supply current can be reduced from 30 mA to 500  $\mu$ A (TTL-level inputs) or 250  $\mu$ A (CMOS-level inputs) by applying a high TTL or CMOS signal to the  $\overline{E}$  pin. In this mode all outputs are in the high-impedance state.

#### erasure (TMS27C256)

Before programming, the TMS27C256 EPROM is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). EPROM erasure before programming is necessary to assure that all bits are in the logic high state. Logic lows are programmed into the desired locations. A programmed logic low can be erased only by ultraviolet light. The recommended minimum exposure dose (UV intensity × exposure time) is 15-W•s/cm². A typical 12-mW/cm², filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C256, the window should be covered with an opaque label.



SMLS256G - SEPTEMBER 1984 - REVISED JUNE 1995

#### initializing (TMS27PC256)

The one-time programmable TMS27PC256 PROM is provided with all bits in the logic high state, then logic lows are programmed into the desired locations. Logic lows programmed into an OTP PROM cannot be erased.

#### **SNAP! Pulse programming**

The 256K EPROM and OTP PROM are programmed using the TI SNAP! Pulse programming algorithm illustrated by the flowchart in Figure 1, which programs in a nominal time of four seconds. Actual programming time varies as a function of the programmer used.

Data is presented in parallel (eight bits) on pins DQ0 to DQ7. Once addresses and data are stable,  $\overline{E}$  is pulsed.

The SNAP! Pulse programming algorithm uses initial pulses of 100 microseconds ( $\mu$ s) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100- $\mu$ s pulses per byte are provided before a failure is recognized.

The programming mode is achieved when  $V_{PP}=13$  V,  $V_{CC}=6.5$  V,  $\overline{G}=V_{IH}$ , and  $\overline{E}=V_{IL}$ . More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAPI Pulse programming routine is complete, all bits are verified with  $V_{CC}=V_{PP}=5$  V.

#### program inhibit

Programming can be inhibited by maintaining a high level input on the  $\overline{E}$  pin.

#### program verify

Programmed bits can be verified with  $V_{PP} = 13 \text{ V}$  when  $\overline{G} = V_{IL}$  and  $\overline{E} = V_{IH}$ .

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 is forced to 12 V  $\pm$  0.5 V. Two identifier bytes are accessed by A0; i.e., A0 = V $_{IL}$  accesses the manufacturer code, which is output on DQ0–DQ7; A0 = V $_{IH}$  accesses the device code, which is output on DQ0–DQ7. All other addresses must be held at V $_{IL}$ . The manufacturer code for these devices is 97, and the device code is 04.



7-146

POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

SMLS256G - SEPTEMBER 1984 - REVISED JUNE 1995





Figure 1. SNAP! Pulse Programming Flowchart



SMLS256G - SEPTEMBER 1984 - REVISED JUNE 1995

#### logic symbol†



<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for J and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, VCC (see Note 1)
Input voltage range (see Note 1): All inputs except 40
Input voltage range (see Note 1): All inputs except A9
Output voltage range (see Note 1)
and FML4)
Storage temperature range, T <sub>stg</sub> and FME4) — 40° C to 85°C — 65°C to 150°C
\$ Streege bound these listed and all the second sec

<sup>\$\</sup>frac{1}{2}\$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to GND.



7-148

POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

8961725 0085641 4T3 **=** 

SMLS256G - SEPTEMBER 1984 - REVISED JUNE 1995

# recommended operating conditions

				MIN	NOM	MAX	UNIT
		Read mo	4.5	5	5.5	v	
Vcc	Supply voltage	SNAPI P	ulse programming algorithm	6.25	6.5	6.75	
		Read mo		V <sub>CC</sub> -0.6		V <sub>CC</sub> +0.6	v
Vpp	Supply voltage	SNAP! P	ulse programming algorithm	12.75	13	13.25	
			TTL	2		V <sub>CC+1</sub>	v
VIH	High-level dc input voltage	igh-level dc input voltage		V <sub>CC</sub> - 0.2		V <sub>CC</sub> +1	<u> </u>
			TTL	- 0.5		0.8	v
VIL	Low-level dc input voltage			- 0.5		0.2	
TA	Operating free-air temperature		'27C256JL, JL4 '27PC256NL, NL4, FML, FML4	0		70	·c
TA	Operating free-air temperature		'27C256JE, JE4 '27PC256NE, NE4, FME, FME4	- 40		85	•℃

NOTE 2: V<sub>CC</sub> must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or V<sub>CC</sub> is applied.

# electrical characteristics over recommended ranges of operating conditions

	PARAME	TER	TEST CONDITIONS	MIN	TYPT	MAX	UNIT
VOH High-level dc output voltage		I <sub>OH</sub> = - 2.5 mA	3.5			v	
		age	iOH = - 20 μA	V <sub>CC</sub> = 0.1			Ľ
			i <sub>OL</sub> = 2.1 mA			0.4	V
OL.	Low-level dc output volta	age	I <sub>OL</sub> = 20 μA			0.1	
	Input current (leakage)		V <sub>1</sub> = 0 V to 5.5 V			±1	μΔ
	Output current (leakage	)	V <sub>O</sub> = 0 V to V <sub>C</sub> C			±1	μΑ
0	Vpp supply current	<u></u>	Vpp = Vcc = 5.5 V		1	10	μΑ
PP1	Vpp supply current (dur	ing program pulse)	Vpp = 13 V		35	50	m/
PP2		TTL-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>IH</sub>		250	500	μ,
ICC1	ACC anbbit corrent	CMOS-input level	V <sub>CC</sub> = 5.5 V <sub>1</sub>		100	250	<u> </u>
ICC2	VCC supply current (ac		V <sub>CC</sub> = 5.5 V, E = V <sub>IL</sub> , t <sub>cycle</sub> = minimum cycle time, outputs open		15	30	m/

# capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1\ \text{MHz}^{\ddagger}$

1 — n	MI 1Z.					
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	V <sub>1</sub> = 0, f = 1 MHz		6	10	pF	
<u>Cl</u>	Input capacitance	VO = 0, f = 1 MHz		10	14	pF
I Ca	Output capacitance	¥0 = 0; 1 = 1				

† Typical values are at TA = 25°C and nominal voltages.



<sup>‡</sup> Capacitance measurements are made on a sample basis only.

SMLS256G - SEPTEMBER 1984 - REVISED JUNE 1995

# switching characteristics over recommended range of operating conditions

	PARAMETER	TEST CONDITIONS (SEE NOTES 3 AND 4)	'27C2!	56-10 256-10	'27C25			56-15 256-15	UNIT
		(522110120074104)	MIN	MAX	MIN	MAX	MIN	MAX	"""
ta(A)	Access time from address			100		120		150	ns
ta(E)	Access time from chip enable	1		100		120			
ten(G)	Output enable time from G	CL = 100 pF,	<del></del>	55			<u></u>	150	ns
	Output disable time from G or E, whichever	1 Series 74 TTL Load,		55		55		75	ns
<sup>t</sup> dis	occurs first	Input t <sub>r</sub> ≤ 20 ns, Input t <sub>f</sub> ≤ 20 ns	0	45	0	45	0	60	ns
t <sub>V</sub> (A)	Output data valid time after change of address, E, or G, whichever occurs first	mpat if 2 20 116	0		0		0		ns

	PARAMETER	TEST CONDITIONS (SEE NOTES 3 AND 4)	'27C28		'27C25		'27C25		UNIT
		(SEE THE FEE CHAIRS 4)	MiN	MAX	MIN	MAX	MIN	MAX	1
ta(A)	Access time from address			170		200		250	ns
ta(E)	Access time from chip enable			170					<del></del>
<sup>t</sup> en(G)	Output enable time from G	C <sub>L</sub> = 100 pF,		75		200		250	ns
t <sub>dis</sub>	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first	1 Series 74 TTL Load, input t <sub>f</sub> ≤ 20 ns, Input t <sub>f</sub> ≤ 20 ns	0	60	0	75 60	0	100	ns
t <sub>V</sub> (A)	Output data valid time after change of address, E, or G, whichever occurs first	input q £ 20 fts	0		0				ns

Value calculated from 0.5 V delta to measured level. This parameter is only sampled and not 100% tested.

# switching characteristics for programming: $V_{CC}$ = 6.50 V and $V_{PP}$ = 13 V (SNAP! Pulse), $T_A$ = 25°C (see Note 3)

<u></u>	PARAMETER	MIN	MAX	UNIT
<sup>t</sup> dis(G)	Output disable time from G	0	130	ns
<sup>t</sup> en(G)	Output enable time from G			
			150	ns

NOTES: 3. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low). (Reference page 9.)

# recommended timing requirements for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ = 13 V, $T_A$ = 25°C (see Note 3)

		MIN	NOM	MAX	UNIT
th(A)	Hold time, address	0			μЗ
<sup>t</sup> h(D)	Hold time, data	2			
tw(IPGM)	Pulse duration, initial program	95	100	105	μs
t <sub>su(A)</sub>	Setup time, address	2		- 103	μs
<sup>t</sup> su(G)	Setup time, G	2			μs
t <sub>su(E)</sub>	Setup time, E	2			μs
t <sub>su(D)</sub>	Setup time, data	2			μs
t <sub>su</sub> (VPP)	Setup time, Vpp	2			μs
t <sub>su(VCC)</sub>	Setup time, V <sub>CC</sub>	2			μs
OTE 3: Ed	or all audiobios aborostoristics that			1	μ\$

NOTE 3: For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low). (Reference page 9.)



7-150


POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

8961725 0085643 276

<sup>4.</sup> Common test conditions apply for the tdis except during programming.

SMLS256G - SEPTEMBER 1984 - REVISED JUNE 1995


# PARAMETER MEASUREMENT INFORMATION



NOTE A: CL includes probe and fixture capacitance.

Figure 2. AC Testing Output Load Circuit

# AC testing input/output wave forms



A.C. testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.





Figure 3. Read-Cycle Timing



SMLS258G - SEPTEMBER 1984 - REVISED JUNE 1995



 $<sup>^\</sup>dagger$  tdls(G) and ten(G) are characteristics of the device but must be accommodated by the programmer  $^\ddagger$  13-V Vpp and 6.5-V VCC for SNAP! Pulse programming

Figure 4. Program-Cycle Timing (SNAP! Pulse Programming)




7-152

8961725 0085645 049 🖿


SMLS256G - SEPTEMBER 1984 - REVISED JUNE 1995


# device symbolization

This data sheet is applicable to all TI TMS27C256 CMOS EPROMs and TMS27PC256 CMOS OTP PROMs with the data sheet revision code "B" as shown below.



SMLS256G - SEPTEMBER 1984 - REVISED JUNE 1995







POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-

8961725 0085647 911 🖿

7-154