

### DESCRIPTION

This family is a 4M bit dynamic RAM organized 262,144 x 16-bit configuration with CMOS DRAMs. The circuit and process design allow this device to achieve high performance and low power dissipation. Optional features are access time(50, 60 or 70ns), package type(SOJ or TSOP-II) and power consumption (Normal or Low power with self refresh). Hyundai's advanced circuit design and process technology allow this device to achieve high bandwidth, low power consumption and high reliability.

### FEATURES

- Fast page mode operation
- Read-modify-write Capability
- 2/CAS inputs for upper and lower byte control
- TTL compatible inputs and outputs
- /CAS-before-/RAS, /RAS-only, Hidden and Self refresh capability
- Max. Active power dissipation
- JEDEC standard pinout
- 40-pin Plastic SOJ (400mil)  
40/44-pin plastic TSOP-II (400mil)
- Single power supply of 5V ± 10%
- Early Write or output enable controlled write
- Fast access time and cycle time

Speed	Power
50	935mW
60	715mW
70	660mW

Speed	tRAC	tCAC	tPC
50	50ns	15ns	35ns
60	60ns	15ns	40ns
70	70ns	20ns	45ns

- Refresh cycle


Part number	Refresh	Normal	SL-part
HY514260B	512	8ms	128ms

### ORDERING INFORMATION


Part Name	Refresh	Power	Package
HY514260BJC	512		40Pin SOJ
HY514260BLJC	512	L-part	40Pin SOJ
HY514260BSLJC	512	SL-part	40Pin SOJ
HY514260BTC	512		40/44Pin TSOP-II
HY514260BLTC	512	L-part	40/44Pin TSOP-II
HY514260BSLTC	512	SL-part	40/44Pin TSOP-II

\*SL : Low power with self refresh


## FUNCTIONAL BLOCK DIAGRAM



**PIN CONFIGURATION (Marking Side)**



**40Pin Plastic SOJ (400mil)**



**40/44Pin Plastic TSOP-II (400mil)**

**PIN DESCRIPTION**

Pin Name	Parameter
/RAS	Row Address Strobe
/CAS	Column Address Strobe
/WE	Write Enable
/OE	Output Enable
A0~A8	Address Input
DQ0~DQ15	Data In/Out
Vcc	Power (5V)
Vss	Ground

## ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Rating	Unit
TA	Ambient Temperature	0 to 70	°C
TSTG	Storage Temperature	-55 to 150	°C
VIN, VOUT	Voltage on Any Pin relative to Vss	-1.0 to 7.0	V
VCC	Voltage on VCC relative to Vss	-1.0 to 7.0	V
I <sub>OS</sub>	Short Circuit Output Current	50	mA
PD	Power Dissipation	1	W
TSOLDER	Soldering Temperature • Time	260 • 10	°C • sec

**Note** : Operation at or above Absolute Maximum Ratings can adversely affect device reliability

## RECOMMENDED DC OPERATING CONDITIONS

(TA = 0°C to 70°C)

Symbol	Parameter	Min	Typ	Max	UNIT
VCC	Power Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.4	-	VCC+1.0	V
V <sub>IL</sub>	Input Low Voltage	-1.0	-	0.8	V

**Note** : All voltages are referenced to Vss.

## DC OPERATING CHARACTERISTIC

Symbol	Parameter	Test condition	Min	Max	Unit
I <sub>LI</sub>	Input Leakage Current (Any input)	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> + 1.0 All other pins not under test = V <sub>SS</sub>	-10	10	μA
I <sub>LO</sub>	Output Leakage Current (Any input)	V <sub>SS</sub> ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> /RAS & /CAS at V <sub>IH</sub>	-10	10	μA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 4.2mA	-	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -5.0mA	2.4	-	V

## DC CHARACTERISTICS

( $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted.)

Symbol	Parameter	Test condition	Speed	Max.	Unit
I <sub>CC1</sub>	Operating Current	/RAS, /CAS Cycling t <sub>RC</sub> = t <sub>RC(min.)</sub>	50 60 70	170 130 120	mA
I <sub>CC2</sub>	TTL Standby Current	/RAS, /CAS $\geq V_{IH(min)}$ Other inputs $\geq V_{SS}$		2	mA
I <sub>CC3</sub>	/RAS-only Refresh Current	/RAS Cycling, /CAS = $V_{IH}$ t <sub>RC</sub> = t <sub>RC(min.)</sub>	50 60 70	170 130 120	mA
I <sub>CC4</sub>	Fast Page mode Current	/CAS Cycling, /RAS = $V_{IL}$ t <sub>PC</sub> = t <sub>PC(min.)</sub>	50 60 70	90 80 70	mA
I <sub>CC5</sub>	CMOS Standby Current	/RAS = /CAS $\geq V_{CC} - 0.2V$	SL-part	1 200	mA $\mu\text{A}$
I <sub>CC6</sub>	/CAS-before-/RAS Refresh Current	/RAS & /CAS = 0.2V t <sub>RC</sub> = t <sub>RC(min.)</sub>	50 60 70	170 130 120	mA
I <sub>CC7</sub>	Battery Back-up Current (SL-part)	t <sub>RC</sub> =250 $\mu\text{s}$ /CAS = CBR cycling or 0.2V /OE & /WE = $V_{CC} - 0.2V$ Address = $V_{CC} - 0.2V$ or 0.2V DQ0~DQ15 = $V_{CC} - 0.2$ , 0.2V or Open	t <sub>RAS</sub> $\leq$ 1 $\mu\text{s}$	300	$\mu\text{A}$
I <sub>CC8</sub>	Self Refresh Current (SL-part)	/RAS & /CAS = 0.2V Other pins are same as I <sub>CC7</sub>		200	$\mu\text{A}$

### Note

- I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> depend on output loading and cycle rates(t<sub>RC</sub> and t<sub>PC</sub>).
- Specified values are obtained with output unloaded.
- I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC6</sub>, address can be changed only once while /RAS= $V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once while /CAS= $V_{IH}$  within one FP mode cycle time t<sub>PC</sub>.
- Only t<sub>RAS(max)</sub> = 1 $\mu\text{s}$  is applied to refresh of battery backup but t<sub>RAS(max)</sub> = 10 $\mu\text{s}$  is to applied to normal functional operation.
- I<sub>CC5(max.)</sub>, I<sub>CC7</sub> and I<sub>CC8</sub> are applied to SL-part only.
- Operating condition for 50ns part is  $V_{CC}=5V$ ; 5%, C<sub>out</sub> 50pF.

## AC CHARACTERISTICS

(TA = 0 °C to 70 °C, VCC = 5V ± 10% , VSS = 0V, unless otherwise noted.)

Symbol	Parameter	50ns		60ns		70ns		Unit	Note
		Min	Max	Min	Max	Min	Max		
tRC	Random read or write cycle time	90	-	110	-	130	-	ns	
tRWC	Read-modify-write cycle time	130	-	155	-	185	-	ns	
tPC	Fast Page mode cycle time	35	-	40	-	45	-	ns	
tPRWC	Fast Page mode read-modify-write cycle time	75	-	80	-	95	-	ns	
tRAC	Access time from /RAS	-	50	-	60	-	70	ns	4,9,10
tCAC	Access time from /CAS	-	15	-	15	-	20	ns	4,9
tAA	Access time from column address	-	25	-	30	-	35	ns	4,10
tCPA	Access time from /CAS precharge	-	30	-	35	-	40	ns	4,15
tCLZ	/CAS to output low impedance	0	-	0	-	0	-	ns	4
tT	Transition time(rise and fall)	3	50	3	50	3	50	ns	3
tRP	/RAS precharge time	30	-	40	-	50	-	ns	
tRAS	/RAS pulse width	50	10K	60	10K	70	10K	ns	
tRAS <sub>P</sub>	/RAS pulse width(Fast Page mode)	50	100K	60	100K	70	100K	ns	
tRSH	/RAS hold time	15	-	15	-	20	-	ns	
tCSH	/CAS hold time	50	-	60	-	70	-	ns	
tCAS	/CAS pulse width	15	10K	15	10K	20	10K	ns	
tRCD	/RAS to /CAS delay time	15	35	20	45	20	50	ns	9
tRAD	/RAS to column address delay time	10	25	15	30	15	35	ns	10
tCRP	/CAS to /RAS precharge time	5	-	5	-	5	-	ns	15
tCP	/CAS precharge time	10	-	10	-	10	-	ns	17
tASR	Row address set-up time	0	-	0	-	0	-	ns	
tRAH	Row address hold time	8	-	10	-	10	-	ns	
tASC	Column address set-up time	0	-	0	-	0	-	ns	14
tCAH	Column address hold time	15	-	15	-	15	-	ns	14
tAR	Column address hold time from /CAS	40	-	50	-	55	-	ns	
tRAL	Column address to /RAS lead time	25	-	30	-	35	-	ns	
tRCS	Read command set-up time	0	-	0	-	0	-	ns	14
tRCH	Read command hold time referenced to /CAS	0	-	0	-	0	-	ns	6,14
tRRH	Read command hold time referenced to /RAS	0	-	0	-	0	-	ns	6
tWCH	Write command hold time	10	-	10	-	15	-	ns	14
tWCR	Write command hold time from /RAS	40	-	45	-	55	-	ns	
tWP	Write command pulse width	10	-	10	-	15	-	ns	
tRWL	Write command to /RAS lead time	15	-	15	-	20	-	ns	

## AC CHARACTERISTICS

Continued

Symbol	Parameter	50ns		60ns		70ns		Unit	Note
		Min	Max	Min	Max	Min	Max		
tCWL	Write command to /CAS lead time	15	-	15	-	20	-	ns	16
tDS	Data-in set-up time	0	-	0	-	0	-	ns	7
tDH	Data-in hold time	15	-	15	-	15	-	ns	7
tDHR	Data-in hold time Referenced to /RAS	40	-	50	-	55	-	ns	
tREF	Refresh period(512 cycles)	-	8	-	8	-	8	ms	12
	Refresh period(SL-part)	-	128	-	128	-	128	ms	11
tWCS	Write command set-up time	0	-	0	-	0	-	ns	8,14
tCWD	/CAS to /WE delay time	35	-	40	-	50	-	ns	8
tRWD	/RAS to /WE delay time	70	-	85	-	100	-	ns	8
tAWD	Column address to /WE delay time	45	-	55	-	65	-	ns	8
tCSR	/CAS set-up time(CBR cycle)	5	-	5	-	5	-	ns	14
tCHR	/CAS hold time(CBR cycle)	10	-	10	-	10	-	ns	15
tRPC	/RAS to /CAS precharge time	5	-	5	-	5	-	ns	14
tCPT	/CAS precharge time(CBR counter test)	20	-	20	-	25	-	ns	17
tROH	/RAS hold time referenced to /OE	0	-	0	-	0	-	ns	
tOEA	/OE access time	-	15	-	15	-	20	ns	
tOED	/OE to data delay	15	-	15	-	20	-	ns	
tOEZ	Output buffer turn-off delay time from /OE	0	15	0	15	0	20	ns	5
tOEH	/OE command hold time	15	-	15	-	20	-	ns	
tCPWD	/WE delay time from /CAS precharge	50	-	55	-	65	-	ns	8
tRHCP	/RAS hold time from /CAS precharge	35	-	35	-	40	-	ns	
tRASS	/RAS pulse width(self refresh)	100	-	100	-	100	-	ns	
tRPS	/RAS Precharge Time (Self refresh)	120	-	130	-	150	-	ns	
tCHS	/CAS Hold Time (Self refresh)	-50	-	-50	-	-50	-	ns	
tOFF	Output Buffer Turn-off Delay Time	0	15	0	15	0	15	ns	

## NOTE

1. An initial pause of 200 $\mu$ s is required after power-up followed by 8 /RAS only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CBR refresh cycles instead of 8 /RAS-only refresh cycles are required.
2. If /RAS=Vss during power-up, the HY514260B could begin an active cycle. This condition results in higher current than necessary current which is demanded from the power supply during power-up. It is recommended that /RAS and /CAS track with Vcc during power-up or be held at a valid VIH in other to minimize the power-up current.
3. VIH(min.) and VIL(max.) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min.) and VIL(max.), and are assumed to be 5ns for all inputs.
4. Measured at VOH=2.0V and VOL=0.8V with a load equivalent to 2TTL loads and 100pF.
5. tOFF and tOEZ define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
6. Either tRCH or tRRH must be satisfied for a read cycle.
7. These parameters are referenced to /LCAS or /UCAS leading edge in early write cycles and to /WE leading edge in read-modify-write cycles.
8. tWCS, tRWD, tCWD, tAWD and tCPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If tWCS  $\geq$  tWCS(min.), the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle. If tRWD  $\geq$  tRWD(min.), tCWD  $\geq$  tCWD(min.), tAWD  $\geq$  tAWD(min.), and tCPWD  $\geq$  tCPWD(min.), the cycle is a read-modify-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
9. Operation within the tRCD(max.) limit ensures that tRAC(max.) can be met. tRCD(max.) is specified as a reference point only. If tRCD is greater than the specified tRCD(max.) limit, then access time is controlled by tCAC.
10. Operation within the tRAD(max.) limit ensures that tRAC(max.) can be met. tRAD(max.) is specified as a reference point only. If tRAD is greater than the specified tRAD(max.) limit, then access time is controlled by tAA.
11. tREF(max.)=128ms is applied to SL-parts only.
12. A burst of 512 CBR refresh cycles must be executed within 8ms (128ms for SL-part) after exiting self refresh.
13. When both /LCAS and /UCAS go low at the same time, all 16-bits data are written into the device. /LCAS and /UCAS must be transitioned simultaneously within a same read or write cycle.
14. These parameters are determined by the earlier falling edge of /LCAS and /UCAS.
15. These parameters are determined by the later rising edge of /LCAS or /UCAS.
16. tCWL must be satisfied by both /LCAS and /UCAS for 16-bits access cycles.
17. tCP and tCPT are measured when both /LCAS and /UCAS are high state.
18. Operating condition for 50ns part is Vcc=5V; 5%, Cout=50pF.

## CAPACITANCE

(TA = 25°C, VCC = 5V  $\pm$  10%, VSS = 0V and f=1MHz, unless otherwise noted.)

Symbol	Parameter	Typ.	Max	Unit
CIN1	Input Capacitance (A0~A8)	-	5	pF
CIN2	Input Capacitance (/RAS, /LCAS, /UCAS, /WE, /OE)	-	7	pF
CDQ	Data Input / Output Capacitance (DQ0~DQ15)	-	7	pF