#### **Features**

- Fast Read Access Time 100 ns
- Word-wide or Byte-wide Configurable
- 8 Megabit Flash and Mask ROM Compatible
- Low Power CMOS Operation
  - 100 μA Maximum Standby
  - 50 mA Maximum Active at 5 MHz
- Wide Selection of JEDEC Standard Packages
  - 42-Lead 600 mil Cerdip and PDIP
  - 44-Lead SOIC (SOP) 48-Lead TSOP (12 mm x 20 mm)
- 5V ± 10% Power Supply
- High Reliability CMOS Technology 2,000V ESD Protection
  - 200 mA Latchup Immunity
- ▶ Rapid<sup>™</sup> Programming Algorithm- 50 μs/word (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

#### **Description**

The AT27C8192 is a low-power, high performance 8,388,608 bit UV erasable programmable read only memory (EPROM) organized as either 512K by 16 or 1024K by 8 bits. It requires a single 5V power supply in normal read mode operation. Any word can be accessed in less than 100 ns, eliminating the need for speed-reducing WAIT states. The by-16 organization makes this part ideal for high-performance 16 and 32 bit microprocessor systems.

(continued)

## **Pin Configurations**

Pin Name	Function
A0 - A18	Addresses
O0 - O15	Outputs
O15/A1	Output/Address
BYTE/VPP	Byte Mode/ Program Supply
CE	Chip Enable
ŌĒ	Output Enable
NC	No Connect


Note: Both GND pins must be connected.

CDIP, PDIP Top View

A18	d	1	 42	h	NC
A17	9	2	41	þ	A8
A7	П	3	40	B	A9
A6	9	4	39	b	A10
A5	þ	5	38	b	A11
A4	þ	6	37	Ы	A12
A3	000	7	36	Ь	A13
A2	d	8	35	Ь	A14
A1	d	9	34	2000000	A15
<u>A0</u>	þ	10	33	Ь	A16
CE	þ	11	32	þ	BYTE/VPF
GND	d	12	31	h	GND
OE	d	13	30	Ь	015/A-1
00	d	14	29	b	07
06	d	15	28		014
01	d	16	27	Ь	O6
09	d	17	26	Ь	O13
02	þ	18	25	þ	O5
010		19	24		012
OЗ	d	20	23	Ь	04
011	þ	21	22	Þ	VCC

SOIC (SOP)

TSOP



8 Megabit (512K x 16 or 1024K x 8) UV Erasable CMOS EPROM

# **Preliminary**

0643A

AMEL



#### **Description** (Continued)

The AT27C8192 can be organized as either word-wide or byte-wide. The organization is selected via the BYTE/VPP pin. When BYTE/VPP is asserted high (VIH), the word-wide organization is selected and the O15/A-1 pin is used for O15 data output. When BYTE/VPP is asserted low (VIL), the byte-wide organization is selected and the O15/A-1 pin is used for the address pin A-1. When the AT27C8192 is logically regarded as x16 (word-wide), but read in the byte-wide mode, then with A-1 = VIL the lower 8 bits of the 16 bit word are selected and with A-1 = VIH the upper 8 bits of the 16 bit word are selected.

In read mode, the AT27C8192 typically consumes 15 mA. Standby mode supply current is typically less than 10 µA.

The AT27C8192 is available in industry standard JEDEC-approved one-time programmable (OTP) PDIP, SOIC (SOP), and TSOP as well as UV erasable windowed Cerdip packages. The device features two-line control (CE, OE) to eliminate bus contention in high-speed systems

With high density 512K word or 1024K bit storage capability, the AT27C8192 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's AT27C8192 has additional features that ensure high quality and efficient production use. The Rapid™ Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 50 µs/word. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

#### **Erasure Characteristics**


The entire memory array of the AT27C8192 is erased (all outputs read as V<sub>OH</sub>) after exposure to ultraviolet light at a wavelength of 2,537Å. Complete erasure is assured after a minimum of 20 minutes of exposure using 12,000 μW/cm² intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15 W-sec/cm². To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM that will be subjected to continuous fluorescent indoor lighting or sunlight.

#### System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1 µF high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the Vcc and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 µF bulk electrolytic capacitor should be utilized, again connected between the Vcc and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

AT27C8192 •

#### **Block Diagram**



#### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V (1)
Voltage on A9 with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
VPP Supply Voltage with Respect to Ground2.0V to +14.0V (1)
Integrated UV Erase Dose7258 W ∙sec/cm²

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may overshoot to +7.0V for pulses of less than 20 ns.

#### **Operating Modes**

						Outputs	•
Mode \ Pin	CE	OE	Ai	BYTE/V <sub>PP</sub>	O <sub>0</sub> - O <sub>7</sub>	O8 - O14	O <sub>15</sub> /A-1
Read Word-wide	VIL	VIL	X <sup>(1)</sup>	VIH	Dout	Dout	Dout
Read Byte-wide Upper	VIL	VIL	X <sup>(1)</sup>	V <sub>IL</sub>	Dout	High Z	ViH
Read Byte-wide Lower	VIL	VIL	X <sup>(1)</sup>	VIL	Dout	High Z	VIL
Output Disable	X <sup>(1)</sup>	ViH	X <sup>(1)</sup>	Х		High Z	
Standby	ViH	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(5)</sup>		High Z	
Rapid Program <sup>(2)</sup>	VIL	ViH	Ai	V <sub>PP</sub>		DiN	
PGM Verify	Х	ViL	Ai	VPP		Dout	
PGM Inhibit	ViH	ViH	x <sup>(1)</sup>	Vpp		High Z	
Product Identification (4)	VIL	VıL	A9 = V <sub>H</sub> <sup>(3)</sup> A0 = V <sub>IH</sub> or V <sub>IL</sub> A1 - A18 = V <sub>IL</sub>	ViH	Identification Code		

Notes: 1. X can be VIL or VIH.

- Refer to the programming characteristics tables in this data sheet.
- 3.  $V_H = 12.0 \pm 0.5 V$ .

- Two identifier words may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9, which is set to V<sub>H</sub>, and A0, which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification word and high (V<sub>IH</sub>) to select the Device Code word.
- Standby V<sub>CC</sub> current (I<sub>SB</sub>) is specified with V<sub>PP</sub> = V<sub>CC</sub>.
  V<sub>CC</sub> > V<sub>PP</sub> will cause a slight increase in I<sub>SB</sub>.





## DC and AC Operating Conditions for Read Operation

			AT27C8192	
		-10	-12	-15
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
Vcc Power Supp	oly	5V ± 10%	5V ± 10%	5V ± 10%

## DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
l <u>u</u>	Input Load Current	VIN = 0V to VCC		±1	μА
ILO	Output Leakage Current	Vout = 0V to Vcc		±5	μА
IPP1 (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	VPP = VCC		10	μА
	Vcc <sup>(1)</sup> Standby Current	ISB1 (CMOS) CE = V <sub>CC</sub> ± 0.3V		100	μA
IsB	voc otanaby current	I <sub>SB2</sub> (TTL) CE = 2.0 to V <sub>CC</sub> + 0.5V		1	mA
	Vcc Active Current	$f = 5 \text{ MHz}$ , $I_{OUT} = 0 \text{ mA}$ , $CE = V_{IL}$		50	mA
VIL	Input Low Voltage		-0.6	0.8	V
ViH	Input High Voltage		2.0	Vcc + 0.5	V
Vol	Output Low Voltage	loL = 2.1 mA		0.4	V
VoH	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V

Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub>, and removed simultaneously or after V<sub>PP</sub>.


## **AC Characteristics for Read Operation**

			AT27C8192						
			-10		-12		-15		
Symbol	Parameter Parameter	Condition	Min	Max	Min	Max	Min	Max	Units
tacc (3)	Address to Output Delay	CE = OE = V <sub>IL</sub>		100		120		150	ns
tce (2)	CE to Output Delay	OE = VIL		100		120		150	ns
toE (2, 3)	OE to Output Delay	CE = VIL		40		40		50	ns
t <sub>DF</sub> (4, 5)	OE or CE High to Output whichever occurred first	Float,		30		35		40	ns
tон <sup>(4)</sup>	Output Hold from Address CE or OE, whichever occu	irred first	5		5		5		ns
tsr	BYTE High to Output Valid	1		100		120		150	ns
tstd	BYTE Low to Output Tran	sition		40		50		60	ns

Notes: 2, 3, 4, 5. See the AC Waveforms for Read Operation diagram.


Vpp may be connected directly to V<sub>CC</sub>, except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>.

#### **Byte-Wide Read Mode AC Waveforms**




Note: BYTE/VPP = VIL

#### **Word-Wide Read Mode AC Waveforms**



#### **BYTE Transition AC Waveforms**




- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub>.
- OE may be delayed up to t<sub>ACC</sub> t<sub>OE</sub> after the address is valid without impact on t<sub>ACC</sub>.
- 4. This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.






## Input Test Waveforms and Measurement Levels



#### **Output Test Load**




Note: CL = 100 pF including jig capacitance.

## Pin Capacitance (f = 1 MHz T = $25^{\circ}$ C) (1)

	Тур	Max	Units	Conditions	
CiN	4	10	pF	V <sub>IN</sub> = 0V	
Cout	8	12	pF	V <sub>OUT</sub> = 0V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

**Programming Waveforms** (1)



- Notes: 1. The Input Timing Reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}$ .
  - toe and toep are characteristics of the device but must be accommodated by the programmer.
- When programming the AT27C8192, a 0.1 μF capacitor is required across Vpp and ground to suppress spurious voltage transients.

## **DC Programming Characteristics**

 $T_{A}$  = 25  $\pm$  5°C,  $V_{CC}$  = 6.5  $\pm$  0.25V,  $V_{PP}$  = 13.0  $\pm$  0.25V

			Limits				
Symbol	Parameter	Test Conditions	Min	Max	Units		
ILI	Input Load Current	V <sub>IN</sub> = V <sub>IL</sub> , V <sub>IH</sub>		±10	μА		
ViL	Input Low Level		-0.6	0.8	٧		
ViH	Input High Level		2.0	V <sub>CC</sub> + 0.5	٧		
Vol	Output Low Voltage	$I_{OL} = 2.1 \text{ mA}$	12.00	0.4	٧		
Vон	Output High Voltage	l <sub>OH</sub> = -400 μA	2.4		٧		
lcc2	V <sub>CC</sub> Supply Current (Program and Verify)			50	mA		
IPP2	Vpp Supply Current	CE = V <sub>IL</sub>		30	mA		
ViD	A9 Product Identification V	oltage	11.5	12.5	٧		





#### **AC Programming Characteristics**

 $T_A = 25 \pm 5^{\circ}C$ ,  $V_{CC} = 6.5 \pm 0.25V$ ,  $V_{PP} = 13.0 \pm 0.25V$ 

Sym-	December Test	Test		Limits		
bol	Parameter Con	ditions* <sup>(1)</sup>	Min	Max	Units	
tas	Address Setup Tin	ne	2		μS	
toes	OE Setup Time		2		μS	
tos	Data Setup Time		2		μS	
tah	Address Hold Time		0		μS	
tDH	Data Hold Time		2		μs	
topp	OE High to Output Float Delay	(2)	0	130	ns	
tvps	V <sub>PP</sub> Setup Time		2		μS	
tvcs	V <sub>CC</sub> Setup Time		2		μs	
tpw	CE Program Pulse	Width (3)	47.5	52.5	μ\$	
toe	Data Valid from OF			150	ns	
tprt	BYTE/VPP Pulse F During Programmii		50		ns	

#### \*AC Conditions of Test:

Input Rise and Fall Times (10% to 90%	6)20 ns
Input Pulse Levels	
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	

Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.


- This parameter is only sampled and is not 100% tested. Ouput Float is defined as the point where data is no longer driven — see timing diagram.
- 3. Program Pulse width tolerance is 50 µsec ± 5%.

# Atmel's 27C8192 Integrated Product Identification Code

							_			
		Pins								
١	A0	O15	O14	O13	012	011	O10	09	08	Hex
Codes		07	O6	O5	04	О3	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E1E
Device Type	1	1	1	1	1	1	0	0	0	F8F8

#### **Rapid Programming Algorithm**

A 50 μs  $\overline{\text{CE}}$  pulse width is used to program. The address is set to the first location. V<sub>CC</sub> is raised to 6.5V and BYTE/V<sub>PP</sub> is raised to 13.0V. Each address is first programmed with one 50 μs  $\overline{\text{CE}}$  pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 50 μs pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked. V<sub>PP</sub> is then lowered to 5.0V and V<sub>CC</sub> to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.



AT27C8192

# **Ordering Information**

t <sub>ACC</sub> (ns)	Icc (mA)			_	
	Active	Standby	Ordering Code	Package	Operation Range
100	50	0.1	AT27C8192-10DC AT27C8192-10PC AT27C8192-10RC AT27C8192-10TC	42DW6 42P6 44R 48T	Commercial (0°C to 70°C)
	50	0.1	AT27C8192-10DI AT27C8192-10PI AT27C8192-10RI AT27C8192-10TI	42DW6 42P6 44R 48T	Industrial (-40°C to 85°C)
120	50	0.1	AT27C8192-12DC AT27C8192-12PC AT27C8192-12RC AT27C8192-12TC	42DW6 42P6 44R 48T	Commercial (0°C to 70°C)
	50	0.1	AT27C8192-12DI AT27C8192-12PI AT27C8192-12RI AT27C8192-12TI	42DW6 42P6 44R 48T	Industrial (-40°C to 85°C)
150	50	0.1	AT27C8192-15DC AT27C8192-15PC AT27C8192-15RC AT27C8192-15TC	42DW6 42P6 44R 48T	Commercial (0°C to 70°C)
	50	0.1	AT27C8192-15DI AT27C8192-15PI AT27C8192-15RI AT27C8192-15TI	42DW6 42P6 44R 48T	Industrial (-40°C to 85°C)

Package Type					
42DW6	42 Lead, 0.600" Wide, Ceramic Dual Inline Package (CDIP)				
42P6	42 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)				
44R	44 Lead, 0.525" Wide, Plastic Gull Wing Small Outline Package (SOIC/SOP)				
48T	48 Lead, Plastic Thin Small Outline Package (TSOP) 12 x 20 mm				

