SEMICONDUCTOR TECHNICAL DATA


MJ12005D

Designers Data Sheet

NPN HORIZONTAL DEFLECTION TRANSISTOR WITH INTEGRATED DAMPER DIODE

... specifically designed for use in large-screen color-deflection circuits.

- Collector-Emitter Voltage --- VCEX = 1500 Vdc
- Glassivated Base-Collector Junction
- Safe Operating Area @ 50 μs = 20 A, 400 V
- Switching Times with Inductive Loads tf = 0.4 μs (Typ) @ IC = 5.0 A
- C-E Diode Forward Voltage Specified



DataSheet4U.com

MAXIMUM RATINGS

MAXIMUM RATINGS					
Rating	Symbol	MJ12005D	Unit		
Collector-Emitter Voltage	VCEO	750	Vdc		
Collector-Emitter Voltage	VCEX	1500	Vdc		
Emitter Base Voltage	VEB	5.0	Vdc		
Collector Current — Continuous	lc	8.0	Adc		
Base Current — Continuous	l _B	4.0	Adc		
Emitter Current — Continuous	le	12	Adc		
Total Power Dissipation @ T _C = 25°C @ T _C = 100°C Derate above 25°C	PD	100 40 0.8	Watts W/°C		
Operating and Storage Junction Temperature Range	TJ,T _{stg}	-65 to +150	ů		

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	RøJC	1.25	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	TL	275	°C


Designer's Data for "Worst Case" Conditions


The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves—representing boundaries on device characteristics—are given to facilitate "worst case" design.

8.0 AMPERE

NPN SILICON POWER TRANSISTORS

1500 VOLTS 100 WATTS





ashe

NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
 Y14.5M, 1982.
- Z. CONTROLLING DIMENSION. INCH.
- 3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO 201AA OUTLINE SHALL APPLY.

	MILLUMETERS		ENCHES		
DMA	MEN	MAX	HAN	MAX	
A	:4	39.37	1	1 550	
8	1	2108	1	0 830	
С	6.35	8.25	0.250	0 325	
D	0.97	109	0 038	0.043	
E	140	177	0.055	0.070	
F	30 15 BSC		1 187 BSC		
G	10 92	10 92 BSC 0 430 BS		BSC	
H	5 46 BSC		0.215 BSC		
J	16 89 BSC		0.665 BSC		
K	11 18	12.19	0 440	0480	
Q	3.84	4 19	0.151	0 165	
R	1	26.67	ı	1050	
Ü	483	5.33	0.190	0.210	
V	3.84	4 19	0.151	0 165	

CASE 1-06 TO-204AA (TO-3)

WWW. ELECTRICAL CHARACTERISTICS (TC = 25°C unless otherwise noted.)


Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (IC = 50 mAdc, IB = 0)	VCEO(sus)	750	-	_	Vdc
Collector Cutoff Current (VCE = 1500 Vdc, VBE = 0)	ICES			1.0	mAdc
Emitter Cutoff Current (VBE = 5.0 Vdc, IC = 0)	EBO	_	_	200	mAdc
ON CHARACTERISTICS (1)					·
Diode Forward Voltage (IF = 8.0 Amps)	VF(VEC)	_		2.5	Vdc
Collector-Emitter Saturation Voltage (IC = 5.0 Adc, IB = 1.0 Adc) (IC = 8.0 Adc, IB = 2.5 Adc)	VCE(sat)	1 1		5.0 5.0	Vdc
Base Emitter Saturation Voltage (IC = 5.0 Adc, IB = 1.0 Adc) (IC = 8.0 Adc, IB = 2.5 Adc)	VBE(sat)	1 1	· _	1.5 1.5	Vdc
Second Breakdown Collector Current with Base Forward Biased	I _{S/b}	See Figure 14			
DYNAMIC CHARACTERISTICS					,
Current-Gain — Bandwidth Product (IC = 0.1 Adc, VCE = 5.0 Vdc, ftest = 1.0 MHz)	ĺτ	· –	4.0	_	MHz
Output Capacitance (VCB = 10 Vdc, IE = 0, f = 0.1 MHz)	C _{ob}	-	150		pF
SWITCHING CHARACTERISTICS					
Fall Time $T_C = 25^{\circ}C$ ($I_C = 5.0$ Adc, $I_{B1} = 1.5$ Adc, $I_{C} = 100^{\circ}C$ $I_{B} = 8.0 \mu\text{H}$, See Figure 1)	tf	-	0.4 0.6	1.0	μs

⁽¹⁾ Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle = 2.0%.

et4U.com

DataSheet4U.com

FIGURE 1 - SWITCHING TIMES TEST CIRCUIT



DataSheet/III.com

DataShee

BASE DRIVE: The Key to Performance


By now, the concept of controlling the shape of the turn-off base current is widely accepted and applied in horizontal deflection design. The problem stems from the fact that good saturation of the output device, prior to turn-off, must be assured. This is accomplished by providing more than enough IB1 to satisfy the lowest gain output device here at the end of scan ICM. Worst-case component variations and maximum high voltage loading must also be taken into account.

If the base of the output transistor is driven by a very low impedance source, the turn-off base current will reverse very quickly as shown in Figure 2. This results in rapid, but only partial, collector turn-off, because excess carriers become trapped in the high resistivity collector and the transistor is still conductive. This is a high dissipation mode, since the collector voltage is rising very rapidly. The problem is overcome by adding inductance to the base circuit to slow the base current reversal as shown in Figure 3, thus allowing excess carrier recombination in the collector to occur while the base current is still flowing.

Choosing the right LB is usually done empirically, since the equivalent circuit is complex, and since there are several important variables (ICM, IB1, and hFE at ICM). One method is to plot fall time as a function of LB, at the desired conditions, for several devices within the hFE specification. A more informative method is to plot power dissipation versus IB1 for a range of values

of Lg as shown in Figures 4 and 5. This shows the parameter that really matters, dissipation, whether caused by switching or by saturation. The negative slope of these curves at the left (low IB1) is caused by saturation losses. The positive slope portion at higher IB1, and low values of LB is due to switching losses as described above. Note that for very low LB a very narrow optimum is obtained. This occurs when IB1 her = ICM, and therefore would be acceptable only for the "typical" device with constant ICM. As LB is increased, the curves become broader and flatter above the IB1 hFE = ICM point as the turn-off "tails" are brought under control. Eventually, if LB is raised too far, the dissipation all across the curve will rise, due to poor initiation of switching rather than tailing. Plotting this type of curve family for devices of different her, essentially moves the curves to the left or right according to the relation IB1 hFE = constant. It then becomes obvious that, for a specified ICM, an LB can be chosen which will give low dissipation over a range of hee and/ or IB1. The only remaining decision is to pick IB1 high enough to accommodate the lowest hee part specified. Figure 8 gives values recommended for LB and IB1 for this device over a wide range of ICM. These values were chosen from a large number of curves like Figure 4 and Figure 5. Neither LB nor IB1 are absolutely critical, as can be seen from the examples shown, and values of Figure 8 are provided for guidance only.


TEST CIRCUIT WAVEFORMS



TEST CIRCUIT OPTIMIZATION

The test circuit may be used to evaluate devices in the conventional manner, i.e., to measure fall time, storage time, and saturation voltage. However, this circuit was designed to evaluate devices by a simple criterion, power supply input. Excessive power input can be caused by a variety of problems, but it is the dissipation in the transistor that is of fundamental importance. Once the required transistor operating current is determined, fixed circuit values may be selected from the table. Factory testing is performed by reading the current meter only, since the input power is proportional to current. No adjustment of the test apparatus is required.

ataSheet4U.com www.DataSheet4U.com



www.DataSheet4U.com DataSheet4U.com


60


ICM. COLLECTOR CURRENT (AMPS)


4.0

5.0

IC. COLLECTOR CURRENT (AMPS)









et4U.com

DataSheet4U.com



DataSheet4U.com www.DataSheet4U.com

FIGURE 14 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA



et4U.com

DataSheet4U.com

NOTE:

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC-VCE limits of the transistor must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The 50 μ s SB curve is beyond the thermal limits of this part. However, the parts will survive a transient that remains within these SB limits without falling.

ataSheet4U.com www.DataSheet4U.com