



Integrated Device Technology, Inc.

# 16-BIT CMOS MULTILEVEL PIPELINE REGISTERS

PRELIMINARY  
IDT 7320  
IDT 7321

T-46-09-09

### FEATURES:

- IDT7320: Eight 16-bit high-speed pipeline registers
- IDT7321: Seven 16-bit high-speed pipeline registers plus a direct feed-through path
- 12ns to 20ns access time
- Programmable multilevel register configurations
- Powerful instruction set: transfer, hold, load directly
- Functionally replaces four Am29520s
- Applications as temporary address storage or programmable pipeline registers for DSP products
- Coefficient storage for FIR filters
- Three-state outputs
- TTL-compatible
- Produced with advanced submicron CEMOS™ high-performance technology
- Available in 48-pin plastic and ceramic DIP and 52-pin surface mount PLCC and LCC
- Military product compliant to MIL-STD-883, Class B

### DESCRIPTION

The IDT7320 and IDT7321 are multilevel pipeline registers. With IDT's high-performance CEMOS technology, the IDT7320 and IDT7321 have access times of 12ns.

The IDT7320 contains eight 16-bit registers which can be configured as one 8-level, two 4-level, four 2-level or eight 1-level pipeline registers.

The IDT7321 contains seven 16-bit registers and a direct feed-through path. The seven registers can be configured as one 7-level, a 4-level plus a 3-level, three 2-level or seven 1-level pipeline registers.



An eight-to-one output multiplexer allows data to be read from any one of the registers or from the feed-through path on the IDT7321. Three input control pins (SEL<sub>0</sub> - SEL<sub>2</sub>) select which of the multiplexer inputs are directed to the output (Y<sub>0</sub> - Y<sub>15</sub>).

These pipeline registers are ideal for high throughput, vector-oriented operations such as those in digital signal processing (DSP). The IDT7320 and IDT7321 can also be used as quick access scratch pad registers for general purpose computing.

The two pipeline registers are packaged in 48-pin plastic and ceramic DIPs for through-hole designs as well as 52-pin PLCC and LCC for surface mount designs. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.



### FUNCTIONAL BLOCK DIAGRAMS



CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

JANUARY 1989


© 1989 Integrated Device Technology, Inc.

S7-9


DSC-2032/

PIN CONFIGURATIONS

T-46-09-09



PLCC/LCC  
TOP VIEW



DIP  
TOP VIEW

PIN DESCRIPTIONS

PIN NAME	I/O	DESCRIPTION
D <sub>0</sub> - D <sub>15</sub>	I	Sixteen-bit data input port.
Y <sub>0</sub> - Y <sub>15</sub>	O	Sixteen-bit data output port.
I <sub>0</sub> - I <sub>3</sub>	I	Four control pins to select the register operation performed.
SEL <sub>0</sub> - SEL <sub>2</sub>	I	Three control pins to select the register appearing at the output.
CLK	I	Clock input.
CEN	I	Clock enable control pin. When this pin is low, the instruction I <sub>0</sub> - I <sub>3</sub> is performed on the registers. When high, no register operation occurs.
OE	I	Output enable control pin. When this pin is high, the output port F is in a high impedance state. When low, the output port F is active.
V <sub>CC</sub>		Power supply pin, 5V.
GND		Ground pins, 0V.

IDT7320 OUTPUT SELECTION

SEL <sub>2</sub>	SEL <sub>1</sub>	SEL <sub>0</sub>	Y OUTPUT
0	0	0	A → Y <sub>0</sub> - Y <sub>15</sub>
0	0	1	B → Y <sub>0</sub> - Y <sub>15</sub>
0	1	0	C → Y <sub>0</sub> - Y <sub>15</sub>
0	1	1	D → Y <sub>0</sub> - Y <sub>15</sub>
1	0	0	E → Y <sub>0</sub> - Y <sub>15</sub>
1	0	1	F → Y <sub>0</sub> - Y <sub>15</sub>
1	1	0	G → Y <sub>0</sub> - Y <sub>15</sub>
1	1	1	H → Y <sub>0</sub> - Y <sub>15</sub>

IDT7321 OUTPUT SELECTION

SEL <sub>2</sub>	SEL <sub>1</sub>	SEL <sub>0</sub>	Y OUTPUT
0	0	0	A → Y <sub>0</sub> - Y <sub>15</sub>
0	0	1	B → Y <sub>0</sub> - Y <sub>15</sub>
0	1	0	C → Y <sub>0</sub> - Y <sub>15</sub>
0	1	1	D → Y <sub>0</sub> - Y <sub>15</sub>
1	0	0	E → Y <sub>0</sub> - Y <sub>15</sub>
1	0	1	F → Y <sub>0</sub> - Y <sub>15</sub>
1	1	0	G → Y <sub>0</sub> - Y <sub>15</sub>
1	1	1	D <sub>0</sub> - D <sub>15</sub> → Y <sub>0</sub> - Y <sub>15</sub>

T-46-09.09

IDT7320 INSTRUCTION TABLE

I <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>	MNEMONIC	FUNCTION	PIPELINE LEVELS
0	0	0	0	LDA	D <sub>0</sub> - D <sub>15</sub> → A	1
0	0	0	1	LDB	D <sub>0</sub> - D <sub>15</sub> → B	1
0	0	1	0	LDC	D <sub>0</sub> - D <sub>15</sub> → C	1
0	0	1	1	LDD	D <sub>0</sub> - D <sub>15</sub> → D	1
0	1	0	0	LDE	D <sub>0</sub> - D <sub>15</sub> → E	1
0	1	0	1	LDF	D <sub>0</sub> - D <sub>15</sub> → F	1
0	1	1	0	LDG	D <sub>0</sub> - D <sub>15</sub> → G	1
0	1	1	1	LDH	D <sub>0</sub> - D <sub>15</sub> → H	1
1	0	0	0	LSHAH	D <sub>0</sub> - D <sub>15</sub> → A → B → C → D → E → F → G → H	8
1	0	0	1	LSHAD	D <sub>0</sub> - D <sub>15</sub> → A → B → C → D	4
1	0	1	0	LSHEH	D <sub>0</sub> - D <sub>15</sub> → E → F → G → H	4
1	0	1	1	LSHAB	D <sub>0</sub> - D <sub>15</sub> → A → B	2
1	1	0	0	LSHCD	D <sub>0</sub> - D <sub>15</sub> → C → D	2
1	1	0	1	LSHEF	D <sub>0</sub> - D <sub>15</sub> → E → F	2
1	1	1	0	LSHGH	D <sub>0</sub> - D <sub>15</sub> → G → H	2
1	1	1	1	HOLD	Hold All Registers	-


7

IDT7321 INSTRUCTION TABLE


I <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>	MNEMONIC	FUNCTION	PIPELINE LEVELS
0	0	0	0	LDA	D <sub>0</sub> - D <sub>15</sub> → A	1
0	0	0	1	LDB	D <sub>0</sub> - D <sub>15</sub> → B	1
0	0	1	0	LDC	D <sub>0</sub> - D <sub>15</sub> → C	1
0	0	1	1	LDD	D <sub>0</sub> - D <sub>15</sub> → D	1
0	1	0	0	LDE	D <sub>0</sub> - D <sub>15</sub> → E	1
0	1	0	1	LDF	D <sub>0</sub> - D <sub>15</sub> → F	1
0	1	1	0	LDG	D <sub>0</sub> - D <sub>15</sub> → G	1
0	1	1	1	HOLD	Hold All Registers	-
1	0	0	0	LSHAG	D <sub>0</sub> - D <sub>15</sub> → A → B → C → D → E → F → G	7
1	0	0	1	LSHAD	D <sub>0</sub> - D <sub>15</sub> → A → B → C → D	4
1	0	1	0	LSHEG	D <sub>0</sub> - D <sub>15</sub> → E → F → G	3
1	0	1	1	LSHAB	D <sub>0</sub> - D <sub>15</sub> → A → B	2
1	1	0	0	LSHCD	D <sub>0</sub> - D <sub>15</sub> → C → D	2
1	1	0	1	LSHEF	D <sub>0</sub> - D <sub>15</sub> → E → F	2
1	1	1	0	LDG	D <sub>0</sub> - D <sub>15</sub> → G	1
1	1	1	1	HOLD	Hold All Registers	-

T-46-09-09

IDT7320 PIPELINE CONFIGURATIONS



IDT7321 PIPELINE CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	50	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>CCM</sub>	Military Supply Voltage	4.5	5.0	5.5	V
V <sub>CC</sub>	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.0	-	-	V
V <sub>IL</sub>	Input Low Voltage	-	-	0.8	V

CAPACITANCE (T<sub>A</sub> = +25°C, f = 1.0MHz)

SYMBOL	PARAMETER <sup>(1)</sup>	CONDITIONS	TYP.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	12	pF

NOTE:

1. This parameter is sampled at initial characterization and is not 100% tested.

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	COMMERCIAL		MILITARY		UNIT
			MIN.	TYP. <sup>(1)</sup> MAX.	MIN.	TYP. <sup>(1)</sup> MAX.	
I <sub>IH</sub>	Input Leakage Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0 to V <sub>CC</sub>	-	0.1 5	-	0.1 10	µA
I <sub>IOL</sub>	Output Leakage Current	Hi Z, V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0 to V <sub>CC</sub>	-	0.1 5	-	0.1 10	µA
I <sub>CC</sub>	Operating Power Supply Current	Outputs Open; f = 67MHz					
I <sub>CCQ1</sub>	Quiescent Power Supply Current	V <sub>IN</sub> ≥ V <sub>IH</sub> , V <sub>IN</sub> ≤ V <sub>IL</sub>					
I <sub>CCQ2</sub>	Quiescent Power Supply Current	V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V, V <sub>IN</sub> ≤ 0.2V					
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -15.0mA (COM'L.), I <sub>OH</sub> = -12.0mA (MIL.)	2.4	- -	2.4	- -	V
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 24.0mA (COM'L.), I <sub>OL</sub> = 20.0mA (MIL.)	-	0.4	-	- 0.4	V

NOTE:

1. Typical implies V<sub>CC</sub> = 5V and T<sub>A</sub> = +25°C.

T-46-09-09

AC ELECTRICAL CHARACTERISTICS - COMMERCIAL ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$ )

PARAMETER	7320L10 7321L10		7320L12 7321L12		7320L15 7321L15		UNITS
	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
CLK to $Y_0 - Y_{15}$ Propagation Delay	-	-	-	12	-	15	ns
$SEL_0 - SEL_2$ to $Y_0 - Y_{15}$ Propagation Delay	-	-	-	12	-	15	ns
$D_0 - D_{15}$ to CLK Setup Time	-	-	3	-	4	-	ns
$D_0 - D_{15}$ to CLK Hold Time	-	-	1	-	2	-	ns
$I_0 - I_3$ to CLK Setup Time	-	-	4	-	5	-	ns
$I_0 - I_3$ to CLK Hold Time	-	-	2	-	2	-	ns
$\overline{OE}$ Enable Time	-	-	-	9	-	10	ns
$\overline{OE}$ Disable Time	-	-	-	8	-	9	ns
CLK Pulse Width HIGH	-	-	4	-	5	-	ns
CLK Pulse Width LOW	-	-	4	-	5	-	ns
CLK Period	-	-	-	12	-	15	ns

AC ELECTRICAL CHARACTERISTICS - MILITARY ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ C$  to  $125^\circ C$ )

PARAMETER	7320L12 7321L12		7320L15 7321L15		7320L20 7321L20		UNITS
	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
CLK to $Y_0 - Y_{15}$ Propagation Delay	-	-	-	15	-	20	ns
$SEL_0 - SEL_2$ to $Y_0 - Y_{15}$ Propagation Delay	-	-	-	15	-	20	ns
$D_0 - D_{15}$ to CLK Setup Time	-	-	4	-	5	-	ns
$D_0 - D_{15}$ to CLK Hold Time	-	-	2	-	3	-	ns
$I_0 - I_3$ to CLK Setup Time	-	-	5	-	6	-	ns
$I_0 - I_3$ to CLK Hold Time	-	-	2	-	3	-	ns
$\overline{OE}$ Enable Time	-	-	-	10	-	13	ns
$\overline{OE}$ Disable Time	-	-	-	9	-	13	ns
CLK Pulse Width HIGH	-	-	5	-	6	-	ns
CLK Pulse Width LOW	-	-	5	-	6	-	ns
CLK Period	-	-	-	15	-	20	ns



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1




Figure 1. AC Output Test Load ( $V_x = 2.0V$  except for  $\overline{OE}$  enable/disable)

T-46-09-09

ORDERING INFORMATION

