

12-Bit, 10 MSPS A/D Converter

AD9007

FEATURES

Complete 12-Bit A/D Converter Includes Track and Hold, Reference, and Timing Bipolar Analog Input (±1.25 V)
Up to 10 MSPS Sampling Rate
Dual Supply: +5 V, -5.2 V Only
Tristate Outputs


APPLICATIONS
Radar
Digital Receivers
Electro-Optics
Medical Scanners
Signal Intelligence
Spectrum Analyzers

GENERAL DESCRIPTION

The AD9007 is a complete 12-bit A/D converter which includes on-board track-and-hold amplifier, voltage reference, and timing circuits. Featuring sampling rates from dc to 10 MSPS, the AD9007 uses a subranging converter architecture to achieve high speed and high resolution. Vertical integration of advanced monolithic components allows the AD9007 to operate on only +5 V and -5.2 V supplies.

The AD9007 is a functional replacement for the Burr-Brown ADC603 (12 bits @ 10 MSPS) and the ADC604 (12 bits @ 5 MSPS). The AD9007 will fit existing sockets for those parts in many applications, but the user needs to be aware of the differences between the AD9007 and the Burr-Brown parts.

FUNCTIONAL BLOCK DIAGRAM



Critical to the performance of the AD9007 is the use of advanced bipolar integrated circuits, custom designed for this device and manufactured by Analog Devices. The AD9007 is TTL-compatible, with 2s complement outputs. It is available in a 46-pin hermetic metal DIP in a -25° C to $+85^{\circ}$ C industrial range (case temperature).

AD9007—SPECIFICATIONS

ELECTRICAL CHARACTERISTICS ($+V_s = +5 \text{ V}, -V_s = -5.2 \text{ V}, \text{ unless otherwise stated}$)

		Test		AD9007AN	<u> </u>	AD9007BM			
Parameter	Temp	Level	Min	Тур	Max	Min	Тур	Max	Units
RESOLUTION	+25°C	I	12			12			Bits
LSB Weight	Full	v		0.61			0.61		mV
STATIC ACCURACY					-				
Differential Nonlinearity	Full	VI	-1.0	± 0.75	+1.0	-1.0	± 0.75	+1.0	LSB
Integral Nonlinearity	+25℃	V		± 1.5			±1.5		LSB
,	Full	l v		± 2.0			± 2.0		LSB
No Missing Codes	Full	VI	GU	JARANTE	ED	GU	ARANTE	ED	
Gain Error	+25°C	I		±0.5	± 3.0		± 0.5	±3.0	% FS
	Full	VI			±3.5			± 3.5	% FS
Offset Error	+25°C	I		±4	±15		±4	±15	mV
Office Division	Full	VI			±25			±25	mV
ANALOG INPUT									
Input Voltage Range	Full	V		± 1.25			±1.25		V p-p
Input Resistance	Full	V		650			650		kΩ
Input Capacitance	+25°C	IV		7	10		7	10	pF
Analog Input Bandwidth ¹	Full	V		150			150		MHz
DYNAMIC CHARACTERISTICS ²									
Maximum Conversion Rate	Full	I	10.24			10.24			MSPS
Output Data Delay ^{3, 4} (t _{PD})	+25°C	V		90			90		ns
Aperture Delay (t _A)	+25℃	V		10			10		ns
Aperture Uncertainty (jitter)	+25℃	IV		10	20		10	20	ps rms
Transient Response ⁵ (to ±1 LSB)	+25℃	V		60			60		ns
Overvoltage Recovery Time ⁶ (to ±1 LSB)	+25℃	v		65			65		ns
Harmonic Distortion ^{7, 8}									1
$f_{IN} = 100 \text{ kHz}$	+25°C	IV	-74	-78		-80	-87		dBc
$f_{IN} = 2.3 \text{ MHz}$	+25℃	I	-71	-76		-77	-82		dBc
*IN *******	Full	VI	-70			-74			dBc
$f_{IN} = 4.3 \text{ MHz}$	+25℃	I	-70	-72		-75	-78		dBc
	Full	VI	-68			-71			dBc
Signal-to-Noise Ratio ^{8, 9}									
$f_{IN} = 100 \text{ kHz}$	+25℃	IV	65	67		67	70		dB
$f_{IN} = 2.3 \text{ MHz}$	+25°C	I	64	67		66	69		dB
-114	Full	VI	63			64			dB
$f_{IN} = 4.3 \text{ MHz}$	+25°C	I	63	64		65	68		dB
	Full	VI	61			62			dB
Two-Tone Intermodulation Distortion ¹⁰		1		70			01		dBc
$f_{IN} = 2.2 \text{ MHz} + 2.3 \text{ MHz}$	+25℃	V		-79	 	<u> </u>	-81		шьс
DIGITAL INPUT ¹¹						20			v
Logic "1" Voltage	Full	IV	2.0		0.0	2.0		0.0	v
Logic "0" Voltage	Full	IV			0.8			0.8	
Logic "1" Current	Full	I			150			150	μA
Logic "0" Current	Full	I			150		_	150	μA
Input Capacitance	+25°C	V.	1	5		25	5		pF
Encode Pulse Width (High)	+25°C	IV	25			25			ns
DIGITAL OUTPUTS		-	1 24			2.4			v
Logic "1" Voltage (2 mA Source)	Full	I	2.4		0.4	2.4		0.4	v
Logic "0" Voltage (4 mA Sink)	Full	I	_	1	0.4	1	Commiss		'
Logic Coding	Full	IV	2	s Complem	ent		Complen	ICIIL	

		Test	A	D9007A	M	A			
Parameter	Temp	Level	Min	Typ	Max	Min	Тур	Max	Units
POWER SUPPLY				٠	·				
Supply Voltage +V _S	Full	VI	4.75	5.0	5.25	4.75	5.0	5.25	V
Supply Current Analog +V _S	Full	VI		200	275		200	275	mA
Supply Current Digital +V _S	Full	VI		50	80		50	80	mA
Supply Voltage -V _S	Full	VI	-4.95	-5.2	-5.45	-4.95	-5.2	-5.45	V
Supply Current Analog -V _S	Full	VI		270	360		270	360	mA
Supply Current Digital -V _S	Full	VI		80	110		80	110	mA
Nominal Power Dissipation	Full	VI		3.0	3.9		3.0	3.9	W
PSRR ^{12, 13}	+25°C	I		0.01	0.02		0.01	0.02	

NOTES

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹

Positive Supply Voltage (+V _S) +6 V
Negative Supply Voltage (-V _S)6 V
Analog Input Voltage (Pin 45) ±3.0 V dc
Digital Input Voltage -0.5 V to $+V_s$
Digital Output Current4 mA
Operating Temperature Range (Case)
AD9007AM/BM
Storage Temperature Range65°C to +150°C
Junction Temperature ² +175°C
Lead Soldering Temperature (10 sec) +300°C

NOTES

Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied. Exposure to absolute rating conditions for extended periods of time may affect device reliability.

²Maximum junction temperature should not be allowed to exceed +175°C. Hybrid thermal model:

 $T_{JUNCTION} = T_{AMBIENT} + P_{DISSIPATION} \times (\theta_{CA}) + (T_S - T_C) \text{ max}$

where $(T_S - T_C)$ max = 10°C

46-Pin metal DIP: $\theta_{CA} = 14^{\circ}\text{C/W}$ in still air; $\theta_{CA} = 6^{\circ}\text{C/W}$ with 500 LFPM air flow

EXPLANATION OF TEST LEVELS

Test Level

I - 100% production tested.

II - 100% production tested at +25°C, and sample tested at specified temperatures. AC testing done on sample basis.

III - Sample tested only.

IV - Parameter is guaranteed by design and characterization testing.

V - Parameter is a typical value only.

VI - All devices are 100% production tested at +25°C. 100% production tested at temperature extremes for military temperature devices; guaranteed by design and characterization testing for industrial devices.

ORDERING INFORMATION

Model	Temperature Range	Package Option
AD9007AM	−25°C to +85°C	46-Pin DIP, Industrial Temperature
AD9007BM	−25°C to +85°C	46-Pin DIP, Industrial Temperature

¹Determined by 3 dB reduction in reconstructed output.

²Measured at 10 MSPS encode rate.

³Measured from ENCODE into data out for LSB only.

⁴Excludes pipeline delay of two clock cycles (see timing diagram).

⁵For full-scale step input; 12-bit accuracy is attained in the specified time.

⁶Recovers to 12-bit accuracy in specified time following 200% full-scale input voltage.

⁷Worst case spurious in-band signal relative to input level.

⁸Input at 1 dB below full scale.

⁹RMS signal to rms noise, including harmonics.


¹⁰Worst case spurious signal relative to level of input tones, which are both −7 dB below full scale.

¹¹ENCODE signal rise and fall times should be less than 5 ns for normal operation. Transition from "0" to "1" initiates conversion.

¹²Sensitivity of full-scale gain error with respect to power supply variation within supply Min/Max limits.

¹³PSRR is tested over given voltage range.

PIN CONFIGURATION




NC = NO CONNECT

AD9007 PIN DESCRIPTIONS


Pin	Name	Description											
1	GROUND	Circuit ground. All grounds should be connected together near the AD9007.											
2	NC	Not internally connected.											
3	ANALOG $+V_s$	Positi	Positive analog supply pin. Nominally +5 V dc.										
4	T/H OUT	Outp	Output of internal track-and-hold amplifier. Connect to Pin 5 for normal operation.										
5	A/D IN	Input	Input to internal A/D encoder. Connect to Pin 4 for normal operation.										
6	ANALOG -V _s	Negative analog supply pin. Nominally -5.2 V dc.											
7, 8	NC		Not internally connected.										
9	D_{11} (MSB)		Most significant bit of digital output data.										
10-19	$D_1 - D_{10}$		Digital data outputs.										
20	D_0 (LSB)	Least	Least significant bit of digital output data.										
			C	UTP	UT C	ODIN	IG						
	ANALOG INPUT	$\mathbf{D_{11}}$	D_{10}	D_9	D_8	\mathbf{D}_7	D_6	D ₅	D_4	D_3	D ₂	$\mathbf{D_1}$	<u>~</u>
	≥+1.25 V	0	1	1	1	1	1	1	1	1	1	1	1
	≥-1.25 V	1	0	0	0	0	0	0	0	0	0	0	
21	DIGITAL +V _S	Posit	Positive digital supply pin. Nominally +5 V dc.										
22	NC	Not i	interna	lly cor	necte	i.							
23	GROUND	Circu	iit grou	nd. A	ll grou	ınds s	hould	be co	nnecte	ed togo	ether 1	near th	he AD9007.
24	ENCODE	Conv	ert con	nmand	l. TTI	com	patible	e; risi:	ng edg	ge trig	gered.		
25	OEL	Outp	ut Ena	ble La	itch. I	Enable	s trist	ate ou	tputs	when	active	(LOV	W). Disables tristate D_0-D_{11} when
		HIG										_	
26	GROUND	Circu	Circuit ground. All grounds should be connected together near the AD9007.										
27-29	NC		interna										
30	ANALOG $+V_s$		ive ana										
31	DIGITAL $-V_s$		tive di								_		
32	GROUND		iit grou				hould	be co	nnecte	ed tog	ether.		
33, 34	NC	Not:	interna	lly coi	inecte	d.							
35	GROUND		iit grou				hould	be co	nnect	ed tog	ether.		
36-41	NC		interna										
42	ANALOG $-V_s$		ative an				Nomin	ally –	·5.2 V	dc.			
43, 44	NC		Not internally connected.										
45	ANALOG INPUT	Analog input. Full scale = ± 1.25 V.											
46	GROUND	Circu	Circuit ground. All grounds should be connected together near the AD9007.										

-4-

REV. 0



Timing Diagram



Equivalent Input/Output Circuits

APPLICATIONS INFORMATION

The AD9007 is a complete analog-to-digital converter. It uses a subranging A/D architecture enhanced by hybrid technology. This includes an on-board track-and-hold (T/H) amplifier, on-board references, timing circuits, and output latches.

Analog input signals for the AD9007 are applied to the internal T/H, thereby eliminating the need for external signal conditioning for most applications. The T/H amplifier provides high input impedance and a bipolar $(\pm 1.25 \text{ V})$ analog input range.

If the amplitude, bandwidth, or dc voltage level of the analog input signal requires external signal conditioning, it is advisable to select an amplifier with low harmonic distortion and low noise characteristics, such as the Analog Devices AD9617 wideband, low noise feedback amplifier. The choice of the external amplifier is important for assuring optimum performance from the AD9007. It is also important to remember that band limiting the analog input signal can avoid aliasing during the A/D conversion process.

Timing in the AD9007 is critical, and careful techniques must be used to support the converter's 12-bit accuracy. One simple way to enhance performance of the AD9007 is to synchronize the system clock to a crystal oscillator. This will eliminate clock jitter, a must for maintaining the spectral purity of analog signals near the Nyquist limits. Since the conversion cycle begins with the rising edge of the ENCODE signal, a fast (≤5 ns rise time), "clean" rising edge also helps reduce clock jitter.

When the ENCODE signal applied to the AD9007 goes to a logic HIGH, the internal track-and-hold enters the "hold" state; after 65 ns, it return to the "track" mode. In applications in which the AD9007 is clocked slowly or intermittently (i.e., in burst mode), the encode signal should be returned to a logic LOW level during the idle periods.

The width of the ENCODE pulse should also be adjusted so it remains in the HIGH (hold) state for a minimum of 25 ns. This ensures that the T/H enters the hold mode before the A/D conversion takes place.

REV. 0 -5-

AD9007

In many applications, the AD9007 can be used as a "drop in" replacement for the Burr-Brown ADC603 and ADC604 with little or no modification of the circuit. Unlike its counterparts, the AD9007 does not provide a data valid output signal; Pin 22 of the AD9007 is not connected. But the encode command can be used to latch output data.

Other functions such as logic invert (Pin 27), pipeline selection (Pins 28, 29), or gain (Pin 36) and offset (Pin 37) adjustment are not included on the AD9007. These pins are not electrically connected in the AD9007 converter.

Layout Information

The accuracy of a 12-bit converter, especially one with the dynamic performance level of the AD9007, requires that designers pay careful attention to printed circuit board layouts. Analog signal paths should be impedance matched, with termination/load resistors at or near package connections.

Analog signal paths should also be isolated from digital signal paths. If they are not, digital signals can be capacitively coupled into the analog section of the circuit, degrading the overall performance of the A/D converter.

Digital switching noise on power supplies can also degrade converter performance. Because of this noise (inherent with TTL logic), the digital power supplies of the AD9007 should be separated from the analog power supplies. In addition, each power supply should be capacitively coupled to ground. To accomplish




Figure 1. Harmonic Distortion vs. Analog Input

this, a single large value capacitor with a high resonant frequency (a 10 μ F tantalum capacitor, for example) should be used on each of the AD9007's power supplies, at or near the package. In addition, a lower value capacitor with good high frequency characteristics (a 0.1 μ F ceramic chip capacitor is recommended) should be connected to each power supply pin connection.

Noise on the circuit ground is often the limiting factor in A/D converter performance. Perhaps the most critical concerns of circuit layout are the ground connections. To reduce ground noise, a two-sided printed circuit board is recommended, with the component side being reserved as much as possible for a single, low impedance ground plane. The other side should be used for all (possible) power and signal connections. Each of the ground connections of the AD9007 should be connected to the ground plane, and most of the area under the AD9007 should be part of this ground plane. The metal case of the AD9007 is connected to ground.

Operation of the AD9007 requires that Pin 4, the output of the internal track-and-hold, be connected to Pin 5, the input to the AD9007's A/D converter circuits.

A final suggestion regarding circuit layout concerns the use of sockets. Ideally, parts should be soldered into boards in final designs. If sockets must be used, individual pin sockets are recommended to avoid lead inductance, and capacitive coupling between adjacent pins. Pin sockets are available from Amp as Part #6-33808-0.





Figure 2. SNR vs. Analog Input






Figure 3. FFT

Figure 4. FFT




Figure 5. Evaluation Circuit

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

