

# Quad 8-Bit Multiplying CMOS D/A Converter with Memory

**DAC8408** 

#### **FEATURES**

Four DACs in a 28 Pin, 0.6 Inch Wide DIP or 28-Pin JEDEC
Plastic Chip Carrier
±1/4 LSB Endpoint Linearity
Guaranteed Monotonic
DACs Matched to Within 1%
Microprocessor Compatible
Read/Write Capability (with Memory)
TTL/CMOS Compatible
Four-Quadrant Multiplication
Single-Supply Operation (+5 V)
Low Power Consumption
Latch-Up Resistant

#### **APPLICATIONS**

Available In Die Form

Voltage Set Points in Automatic Test Equipment Systems Requiring Data Access for Self-Diagnostics Industrial Automation Multichannel Microprocessor-Controlled Systems Digitally Controlled Op Amp Offset Adjustment Process Control Digital Attenuators

#### **GENERAL DESCRIPTION**

The DAC 8408 is a monolithic quad 8-bit multiplying digital-to-analog CM 0S converter. Each DAC has its own reference input, feedback resistor, and onboard data latches that feature read/write capability. The readback function serves as memory for those systems requiring self-diagnostics.

A com m on 8-bit TTL/CM OS com patible input port is used to bad data into any of the four DAC data-latches. Control lines  $\overline{DS1}$ ,  $\overline{DS2}$ , and A/B determ ine which DAC will-accept data. Data bading is similar to that of a RAM swrite cycle. Data can be read back onto the same data bus with control line R/W. The DAC 8408 is bus compatible with most 8-bit microprocessors, including the 6800, 8080, 8085, and Z80. The DAC 8408 operates on a single +5 volt supply and dissipates less than 20 mW. The DAC 8408 is manufactured using PM I's highly stable, thin-film resistors on an advanced oxide-isolated, silicon-gate, CMOS process. PM I's improved latch-up resistant design eliminates the need for external protective Schottky diodes.


#### ORDERING INFORMATION<sup>1</sup>

M odel	INL	DNL	Temperature Range	Package Description
DAC8408GP	±1/4 LSB	±1/2 LSB	0°C to +70°C	28-P in Plastic D IP
DAC8408ET	±1/4 LSB	±1/2 LSB	-40°C to +85°C	28-Pin Cerdip
DAC8408AT <sup>2</sup>	±1/4 LSB	±1/2 LSB	-55°C to +125°C	28-Pin Cerdip
DAC8408FT	±1/2LSB	±1 LSB	-40°C to +85°C	28-Pin Cerdip
DAC8408BT <sup>2</sup>	±1/2LSB	±1 LSB	-55°C to +125°C	28-Pin Cerdip
DAC8408FPC <sup>3</sup>	±1/2LSB	±1 LSB	-40°C to +85°C	28-Contact PLCC
DAC8408FS	±1/2 LSB	±1 LSB	-40°C to +85°C	28-Pin SOL
DAC8408FP	±1/2LSB	±1 LSB	-40°C to +85°C	28-P in P lastic D IP

#### NOTES

- $^1$ Burm-in is available on comm ercial and industrial tem perature range parts in cerd.ip, plastic D IP, and T O -can packages. For outline inform ation see Package Information section.
- $^2F$  or devices processed in total com pliance to M IL-STD -883, add /883 after part num ber. C onsult factory for 883 data sheet.
- <sup>3</sup>For availability and burn-in inform ation on SO and PLCC packages, contact your local sales office.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, M A 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

# **ELECTRI CAL CHARACTERI STI CS** (@ $V_{DD}$ = +5 V; $V_{REF}$ = ±10 V; $V_{CUT}A$ , B, C, D = 0 V; $T_A$ = -55°C to +125°C apply for DAC8408AT/BT, $T_A$ = -40°C to +85°C apply for DAC8408ET/FT/FP/FPC/FS; $T_A$ = 0°C to +70°C apply for DAC8408GP, unless otherwise noted. Specifications apply for DAC A, B, C, & D.)

				DAC8408		l
Parameter	Symbol	Conditions	Min	Тур	Max	Units
STATIC ACCURACY						
Resolution	И		8			Bits
N on linearity <sup>1, 2</sup>	11/1 T	DAC 8408AÆG			$\pm 1/4$	LSB
-		DAC8408B/F/H			±1/2	LSB
D ifferential	DNL	DAC 8408A Æ Æ			±1/2	LSB
N on linearity		D AC 8408B /F /H			±1	LSB
Gain Error	G FSE	(U sing Internal $R_{FB}$ )			±1	LSB
Gain Tempco <sup>3, 6</sup>	TC GFS	(O Saily internatives)		±2	± 40	ppm /°C
±	1 C G FS			<u>- 2</u>	T 40	ppm / c
Power Supply Rejection	DCD				0.001	  %FSR/\$
$(\Delta V_{DD} = \pm 10\%)$	PSR				0.001	* F SK /*
JOUT 1A/B/C/D	_	m 0.50g			1.20	
Leakage Current <sup>13</sup>	I <sub>LK G</sub>	$T_A = +25^{\circ}C$			±30	nA
		$T_A = Full T em perature Range$			±100	nA
REFERENCE IN PU T						
Input Voltage Range					±20	V
Input Resistance Match <sup>4</sup>		R <sub>A,B,C,D</sub>			±1	용
Input Resistance	R <sub>IN</sub>	R/B/C/B	6	10	14	kΩ
DIGITAL INPUTS	Mark 1		1			
Digital Input Low	17		1		0.8	V
3 - 2	V <sub>IL</sub>				0.0	
D igital Input H igh	V <sub>IH</sub>		2.4	1001	110	V
Input C urrent <sup>5</sup>		$T_A = +25^{\circ}C$		±0.01	±1.0	μA
6	$\mathbf{I}_{ ext{IN}}$	$T_A = Full Tem perature Range$			±10.0	μΑ
Input C apacitance <sup>6</sup>	C IN				8	pF
D ATA BUS OUTPUTS						
DigitalOutputLow	Vol	16 m A Sink			0.4	V
DigitalOutputHigh	V <sub>OH</sub>	400 µA Source	4			V
Output Leakage Current	I <sub>LK G</sub>	$T_A = +25$ °C		±0.005	$\pm 1.0$	μA
•	211.0	$T_A = Full T em perature R ange$		±0.075	±10.0	μ <sub>Α</sub>
DAC OUTPUTS <sup>6</sup>						
Propagation D elay <sup>7</sup>	t <sub>PD</sub>			150	180	ns
Settling T im e <sup>11,12</sup>				190	250	1
3	t <sub>s</sub>	D 7 C I 7 11 WO-//		190		ns
0 utput C apacitance	COUT	DAC Latches All "0s"			30	pF
		DAC Latches All "1s"	_ ,		50	pF
AC Feedthrough	FT	$(20 \text{ V}_{p-p} \text{ @ F} = 100 \text{ kH z})$	54			dB
SW ITCH ING CHARACTERIST ICS6, 10						
W rite to D ata Strobe T in e	t <sub>DS1</sub> or	$T_A = +25^{\circ}C$	90			ns
	t <sub>D S2</sub>	$T_A = Full Tem perature Range$	145			ns
Data Valid to Strobe Set-Up Time	t <sub>D SU</sub>	$T_A = +25^{\circ}C$	150			ns
		$T_A = Full Tem perature Range$	175			ns
D ata Valid to Strobe Hold T in e	t <sub>D H</sub>		10			ns
DAC Select to Strobe Set-Up Time	t <sub>AS</sub>		0			ns
DAC Select to Strobe Hold Time	t <sub>AH</sub>		o			ns
W rite Select to Strobe Set-Up T in e	tw su		l o			ns
W rite Select to Strobe Hold T im e	t <sub>w H</sub>		ő			ns
Read to D ata Strobe W idth	t <sub>RDS</sub>	$T_A = +25^{\circ}C$	220			ns
	פעאד	$T_A = Full Tem perature Range$	350			ns
D ata Strobe to 0 utput Valid T in e	t <sub>co</sub>	$T_A = +25^{\circ}C$	320			ns
C	400	$T_A = Full Tem perature Range$	430			ns
Output Data to Deselect Time	t <sub>o mp</sub>	$T_A = +25^{\circ}C$	200			ns
o aquer am or beserve i in e	t <sub>o TD</sub>	$T_A = Full T em perature R ange$	270			ns
Read Select to Strobe Set-Up T in e	t <sub>RSU</sub>	1 A Full an pendule hange	0			ns


Specifications subject to change without notice.

# **ELECTRI CAL CHARACTERI STI CS** @ $V_{DD} = +5 \text{ V}$ ; $V_{REF} = \pm 10 \text{ V}$ ; $V_{CUT}A$ , B, C, D = 0 V; $T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ apply for DAC8408AT/BT, $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ apply for DAC8408ET/FT/FP/FPC/FS; $T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$ apply for DAC8408GP, unless otherwise noted. Specifications apply for DAC A, B, C, & D. *Continued*

			D AC8408				
Parameter	Symbol	Conditions	Min	Тур	Max	Units	
POW ER SUPPLY							
V oltage R ange	V <sub>DD</sub>		4.5		5.5	V	
Supply Current <sup>8</sup>	$I_{D D}$				50	μA	
Supply Current <sup>9</sup>	I <sub>D D</sub>	$T_A = +25^{\circ}C$			1.0	m A	
		$T_A = Full T$ em perature Range			1.5	m A	


NOTES

#### PIN CONNECTIONS



#### ABSOLUTE MAXIMUM RATINGS

 $(T_A = +25$ °C , unless otherwise noted.)



Package Type	θ <sub>JA</sub> *	θ <sub>JC</sub>	Units
28-Pin Hermetic DIP (T)	55	10	°C /W
28-Pin Plastic DIP (P)	53	27	°C /W
28-Pin SOL (S)	68	23	°C /W
28-ContactPLCC (PC)	66	29	°C /W

 $<sup>^\</sup>star\theta_{\rm Th}$  is specified for worst case mounting conditions, i.e.,  $\theta_{\rm Th}$  is specified for device in socket for cerdip and P-D IP packages;  $\theta_{\rm Th}$  is specified for device soldered to printed circuit board for SOL and PLCC packages.

#### CAUTION

- 1. D o not apply voltages higher than  $V_{\rm D\,D}$  + 0.3 V or less than -0.3 V potential on any term inalexcept  $V_{\rm REF}$  and  $R_{\rm FB}$  .
- 2. The digital control inputs are diode-protected; how ever, perm anent dam age m ay occur on unconnected inputs from high energy electrostatic fields. K eep in conductive foam at all tim es until ready to use.
- 3. U se proper antistatic handling procedures.
- 4. Absolute M axim um Ratings apply to both packaged devices and D ICE. Stresses above those listed under Absolute M axim um Ratings may cause permanent damage to the device.

REV. A \_3\_

 $<sup>^1\</sup>mathrm{T}\,\mathrm{h}\,\mathrm{is}$  is an end-point linearity specification .

 $<sup>^2\</sup>mathrm{G}$  uaranteed to be m onotonic over the full operating tem perature range.

 $<sup>^3\</sup>mathrm{ppm}$  /°C ofFSR (FSR = FullScaleRange =  $V_{\mathrm{REF}}$ -1 LSB.)

<sup>&</sup>lt;sup>4</sup>Input Resistance Tem perature Coefficient = +300ppm / C.

 $<sup>^5</sup>L$  ogic Inputs are M O S gates. Typical input current at  $+25\,^{\rm o}{\rm C}$  Is less than 10 nA .  $^6{\rm G}$  uaranteed by design .

 $<sup>^{7}\</sup>mathrm{F}\,\mathrm{rom}$  D igital Input to 90% of final analog output current.

 $<sup>^8</sup>$ AllD igital Inputs "0" or  $V_{DD}$ .

 $<sup>^{9}</sup>$ AllD igitalInputs $V_{IH}$  or $V_{IL}$ .


 $<sup>^{\</sup>rm 10}{\rm See}\,{\rm T}$  im ing D iagram .

 $<sup>^{11}\</sup>mbox{D}$  igital Inputs = 0 V to V  $_{\mbox{D}\,\mbox{D}}$  or V  $_{\mbox{D}\,\mbox{D}}$  to 0 V .

 $<sup>^{12}</sup>E$  xtrapolated:  $t_s$  (1/2 LSB) =  $t_{PD}$  + 6.27 where  $\tau$  = them easured first time constant of the final RC decay.

 $<sup>^{13}</sup>$ AllD igitalInputs = 0 V;  $V_{REF}$  = +10 V.

Specifications subject to change without notice.




Burn-in Circuit

#### CAUTION.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the DAC 8408 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



#### **DICE CHARACTERISTICS**



DIE SIZE  $0.130 \times 0.124$  inch, 16,120 sq. mils  $(3.30 \times 3.15 \text{ mm}, 10.4 \text{ sq. mm})$ 

1.V <sub>DD</sub>	15.DB6
2.V <sub>REF</sub> A	16.DB7 (MSB)
3.R <sub>FB</sub> A	17.A <u>/B</u>
4. I <sub>OUT 1A</sub>	18 <b>.</b> R $\overline{\!m{W}}\!$
5. L <sub>OUT 2A</sub> /L <sub>OUT 2B</sub>	19. $\overline{\mathrm{DS1}}$
6. I <sub>OUT 1B</sub>	20. $\overline{\mathrm{DS2}}$
$7.R_{FB}B$	21.V <sub>REF</sub> D
8.V <sub>REF</sub> B	22.R <sub>FB</sub> D
9.DB0 (LSB)	23.I <sub>OUT 1D</sub>
10.DB1	24. I <sub>OUT 2C</sub> /I <sub>OUT 2D</sub>
11.DB2	25. L <sub>OUT 1C</sub>
12.DB3	26.R <sub>FB</sub> C
13.DB4	27.V <sub>REF</sub> C
14.DB5	28.D G N D

-4- REV. A

## **WAFER TESTLI MITS** at $V_{DD} = +5$ V; $V_{REF} = \pm 10$ V; $V_{OUT}A$ , B, C, D = 0 V; $T_A = +25$ °C, unless otherwise noted. Specifications apply for DAC A, B, C, & D.

Parameter	Symbol	Conditions	D AC8408G Limits	Units
STATIC ACCURACY Resolution N onlinearity D ifferential N on linearity G ain Error Power Supply Rejection (\( \Delta V_{DD} = \pm 10\% \))^2 I_{OUT 1A,B,C,D} Leakage Current	$N$ $IN L$ $D N L$ $G_{FSE}$ $PSR$ $I_{LKG}$ $V_{REF} = +10 V$	U sing Internal $R_{FB}$ U sing Internal $R_{FB}$ All Digital Inputs = 0 V	8 ±1/2 ±1 ±1 0.001 ±30	Bitsmin LSBmax LSBmax LSBmax %FSR/%max
REFERENCE INPUT Reference Input Resistance <sup>3</sup> Input Resistance Match	R <sub>N</sub>		6/14 ±1	kΩ m in /m ax % m ax
DIGITAL IN PUTS Digital Input Low Digital Input High Input Cument <sup>4</sup>	V <sub>IL</sub> V <sub>IH</sub> I <sub>IN</sub>		0.8 2.4 ±1.0	V m ax V m in µA m ax
DATA BUSOUTPUTS DigitalOutputLow DigitalOutputHigh OutputLeakageCurrent	V <sub>OL</sub> V <sub>OH</sub> I <sub>LKG</sub>	1.6 m A Sink 400 µA Source	0.4 4 ±1.0	V m ax V m in µA m ax
POWER SUPPLY Supply Cument <sup>5</sup> Supply Cument <sup>6</sup>	$oldsymbol{ ext{I}_{\!DD}}{oldsymbol{ ext{I}_{\!DD}}}$		50 1.0	μA m ax m A m ax

NOTES

E lectrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normalyield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

REV. A \_5\_

 $<sup>^{1}\</sup>mathrm{T}\,\mathrm{h}\,\mathrm{is}$  is an endpoint linearity specification.

 $<sup>^{2}</sup>$ FSR is Full Scale Range =  $V_{REF}$  -1 LSB.


 $<sup>^3</sup>$ Input Resistance T em perature C oefficient approxim ately equals + 300 ppm  $^{\rm P}$ C .

 $<sup>^4\</sup>mathrm{Logic}$  inputs are M O S gates. Typical input current at  $+\,25\,^{\mathrm{o}}\mathrm{C}$  is less than 10 nA .


 $<sup>^5</sup>A$  llD igital Inputs are either "0" or V  $_{D\,D}$  .

 $<sup>^6</sup>A$  11D igital Inputs are either V  $_{\rm IH}\,$  or V  $_{\rm IL}$  .

#### TYPICAL PERFORMANCE CHARACTERISTICS




Supply Current vs. Logic Level



Analog Crosstalk vs. Frequency

–6– REV. A



Timing Diagram

#### **PARAMETER DEFINITIONS**

#### RESOLUTION

Resolution is the number of states  $(2^n)$  that the full-scale range (FSR) of a DAC is divided (or resolved) into.

#### **NONLINEARITY**

N on linearity (Relative Accuracy) is a measure of the maximum deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after adjusting for ideal zero and full-scale and is expressed in LSB, %, or ppm of full-scale range.

#### **DIFFERENTIAL NONLINEARITY**

D ifferentialN onlinearity is the worst case deviation of any adjacent analog outputs from the ideall LSB step size. A specified differentialnonlinearity of  $\pm 1$  LSB m axim um over the operating tem perature range ensures m onotonicity.

#### **GAIN ERROR**

G ain E mor (full-scale error) is a m easure of the output error between the ideal and actual D A C output. The ideal full-scale output is  $V_{\rm REF}$  –1 LSB .

#### **OUTPUT CAPACITANCE**

0 utput C apacitance is that capacitance between  $I_{0\,U\,T~1A}$  ,  $I_{0\,U\,T~1B}$  ,  $I_{0\,U\,T~1C}$  , or  $I_{0\,U\,T~1D}$  and AGND .

#### **AC FEEDTHROUGH ERROR**

This is the error caused by capacitance coupling from  $\,V_{\text{REF}}$  to the DAC output with all switches off.

#### **SETTLING TIME**

Settling T in e is the time required for the output function of the DAC to settle to within 1/2 LSB for a given digital input signal.

#### PROPAGATION DELAY

This is a measure of the internal delays of the DAC. It is defined as the time from a digital input change to the analog output current reaching 90% of its final value.

#### **CHANNEL-TO-CHANNEL ISOLATION**

This is the portion of input signal that appears at the output of a DAC from another DAC 's reference input. It is expressed as a ratio in dB.

#### DIGITAL CROSSTALK

D igital C rosstalk is the glitch energy transferred to the output of one DAC due to a change in digital input code from other DACs. It is specified in nVs.

REV. A -7-

#### CIRCUIT INFORMATION

The DAC 8408 combines four identical 8-bit CMOSDACs onto a single monolithic chip. Each DAC has its own reference input, feedback resistor, and on-board data latches. It also features a read  $\!\!\!/\!\!\!/$  rite function that serves as an accessible memory location for digital-input data words. The DAC's three-state readback drivers place the data word back onto the data bus.

#### **D/A CONVERTER SECTION**

Each DAC contains a highly stable, silicon-chrom ium , thin-film , R-2R resistor ladder network and eight pairs of current steering switches. These switches are in series with each ladder resistor and are single-pole, double-throw NMOS transistors; the gates of these transistors are controlled by CMOS inverters. Figure 1 shows a simplified circuit of the R-2R resistor ladder section, and Figure 2 shows an approximate equivalent switch circuit. The current through each resistor leg is switched between  $\rm I_{OUT\,1}$  and  $\rm I_{OUT\,2}$ . This maintains a constant current in each leg, regard less of the digital input logic states.

Each transistor switch has a finite "O N" resistance that can introduce errors to the DAC's specified perform ance. These resistances must be accounted for by making the voltage drop across each transistor equal to each other. This is done by binarily-scaling the transistor's "O N" resistance from the most significant bit (MSB) to the least significant bit (LSB). With 10 volts applied at the reference input, the current through the MSB switch is 0.5~mA, the next bit is 0.25~mA, etc.; this maintains a constant 10~mV drop across each switch and the converter's accuracy is maintained. It also results in a constant resistance appearing at the DAC's reference input term inal; this allows the DAC to be driven by a voltage or current source, ac or do of positive or negative polarity.

Shown in Figure 3 is an equivalent output circuit for DACA. The circuit is shown with all digital inputs high. The leakage current source is the combination of surface and junction leakages to the substrate. The 1/256 current source represents the constant 1-bit current drain through the ladder term inating resistor. The situation is reversed with all digital inputs low, as shown in Figure 4. The output capacitance is code dependent, and therefore, is modulated between the low and high values.




Figure 1. Simplified D/A Circuit of DAC8408




Figure 2. N-Channel Current Steering Switch




Figure 3. Equivalent DAC Circuit (All Digital Inputs HIGH)

\_8\_ REV. A




Figure 4. Equivalent DAC Circuit (All Digital Inputs LOW)

#### **DIGITAL SECTION**

Figure 5 shows the digital input/output structure for one bit. The digital WR,  $\overline{WR}$ , and  $\overline{RD}$  controls shown in the figure are internally generated from the external  $A \overline{B}$ ,  $R \overline{W}$ ,  $\overline{DS1}$ , and  $\overline{DS2}$ signals. The combination of these signals decide which DAC is selected. The digital inputs are CM 0S inverters, designed such that TTL input levels (2.4 V and 0.8 V) are converted into CMOS logic levels. When the digital input is in the region of 1.2 V to 1.8 V, the input stages operate in their linear region and draw current from the +5 V supply (see Typical Supply Current vs. Logic Level curve on page 6). It is recomm ended that the digital input voltages be as close to  $V_{\,D\,D}\,$  and D G N D  $\,$  as is practical in order to m in in ize supply currents. This allows maximum savings in power dissipation inherent with CMOS devices. The three-state readback digital output drivers (in the active mode) provide TTL-com patible digital outputs with a fan-out of one TTL load. The three state digital readback leakage-current is typically 5 nA.




Figure 5. Digital Input/Output Structure

#### INTERFACE LOGIC SECTION

#### **DAC Operating Modes**

- ·AllDACsin HOLD MODE.
- •DACA, B, C, or D individually selected (WRITEMODE).
- •DACA,B,C,orD individually selected (READ MODE).
- $\bullet\,\text{DACsA}$  and C simultaneously selected (W RITE MODE).
- •DACsB and D simultaneously selected (WRITEMODE).

**DAC Selection:** C ontrol inputs,  $\overline{DS1}$ ,  $\overline{DS2}$ , and  $A\overline{B}$  select which DAC can accept data from the input port (see M ode Selection Table).

M ode Selection: C ontrol inputs  $\overline{DS}$  and R  $\overline{W}$  control the operating m ode of the selected D AC .

**Write Mode:** When the control inputs  $\overline{DS}$  and R  $\overline{W}$  are both low, the selected DAC is in the write mode. The input data latches of the selected DAC are transparent, and its analog output responds to activity on the data inputs DBO-DB7.

**Hold Mode:** The selected DAC latch retains the data that was present on the bus line just prior to  $\overline{DS}$  or R  $\overline{W}$  going to a high state. All analog outputs remain at the values corresponding to the data in their respective latches.

**Read M ode:** When  $\overline{DS}$  is low and R  $\overline{W}$  is high, the selected DAC is in the read mode, and the data held in the appropriate latch is put back onto the data bus.

#### MODE SELECTION TABLE

DS1	Contro DS2	ol Logi A/B	c R/W	M ode	DAC
L	Н	Н	L	WRITE	A
L	Н	L	L	WRITE	В
H	L	Н	L	WRITE	С
Н	L	L	L	WRITE	D
L	Н	Н	Н	READ	A
L	Н	L	Н	READ	В
Н	L	Н	Н	READ	С
Н	L	L	Н	READ	D
L	L	Н	L	WRITE	A & C
L	L	L	L	WRITE	B&D
Н	Н	Х	Х	HOLD	ABCD
L	L	Н	Н	HOLD	ABCD
L	L	L	H	HOLD	ABCD

L = Low State, H = H igh State, X = Innelevant

#### **BASIC APPLICATIONS**

Som e basic circuit configurations are shown in Figures 6 and 7. Figure 6 shows the DAC 8408 connected in a unipolar configuration (2-Q uadrant Multiplication), and Table I shows the Code Table. Resistors R1, R2, R3, and R4 are used to trim fill scale output. Full-scale output voltage =  $V_{\rm REF}$  -1 LSB =  $V_{\rm REF}$  (1-2-8) or  $V_{\rm REF}\times (255/256)$  with all digital inputs high. Low temperature coefficient (approximately 50 ppm  $^{\circ}$ C) resistors or trim—mers should be selected if used. Full scale can also be adjusted using  $V_{\rm REF}$  voltage. This will eliminate resistors R1, R2, R3, and R4. In many applications, R1 through R4 are not required, and the maximum gain error will then be that of the DAC.

Each DAC exhibits a variable output resistance that is code-dependent. This produces a code-dependent, differential nonlinearity term at the amplifier's output which can have a maximum value of 0.67 × the amplifier's offset voltage. This differential nonlinearity term adds to the R-2R resistor ladder differential-nonlinearity; the output may no longer be monotonic. To maintain monotonicity and minimize gain and linearity errors, it is recommended that the opampoffset voltage be adjusted to less than 10% of 1 LSB (1 LSB =  $2^{-8} \times V_{REF}$  or  $1/256 \times V_{REF}$ ), or less than 3.9 mV over the operating temperature range. Zeroscale output voltage (with all digital inputs low) may be adjusted using the opampoffset adjustment. Capacitors C1, C2, C3, and C4 provide phase compensation and help prevent overshoot and ringing when using high speed op amps.

Figure 7 shows the recomm ended circuit configuration for the bipolar operation (4-quadrant multiplication), and Table II shows the Code Table. Trimmer resistors R17, R18, R19, and R20


are used only if gain error adjustments are required and range between 50  $\Omega$  and 1000  $\Omega$ . Resistors R21, R22, R23, and R24 will range betwen 50  $\Omega$  and 500  $\Omega$ . If these resistors are used, it is essential that resistor pairs R9-R13, R10-R14, R11-R15, R12-R16 are matched both in value and tempoo. They should be within 0.01%; wire wound or metal foil types are preferred for best temperature coefficient matching. The circuits of Figure 6 and 7 can either be used as a fixed reference D/A converter, or as an attenuator with an ac input voltage.

Table I. Unipolar Binary Code Table (Refer to Figure 6)

DAC Data Input MSB LSB	Analog Output
1 1 1 1 1 1 1 1	$-V_{REF}\left(\frac{255}{256}\right)$
1 0 0 0 0 0 0 1	$-V_{REF}\left(\frac{129}{256}\right)$
1 0 0 0 0 0 0 0	$-V_{REF}\left(\frac{128}{256}\right) = \frac{-V_{IN}}{2}$
0 1 1 1 1 1 1 1	$-V_{REF}\left(\frac{127}{256}\right)$
0 0 0 0 0 0 0 1	$-V_{REF}\left(\frac{1}{256}\right)$
0 0 0 0 0 0 0 0	$-V_{REF}\left(\frac{0}{256}\right) = 0$

NOTE  

$$1 \text{ LSB} = (2^{-8}) (V_{RBF}) = \frac{1}{256} (V_{RBF})$$



\*ALL AMPLIFIERS ARE OP-27s, 1/4 OP-420s, OR 1/4 OP-421s.

Figure 6. Quad DAC Unipolar Operation (2-Quadrant Multiplication)

-10- REV. A




Figure 7. Quad DAC Bipolar Operation (4-Quadrant Multiplication)

Table II. Bipolar (Offset Binary) Code Table (Refer to Figure 7)

DAC Data Input MSB LSB	Analog Output (DAC A OR DAC B)
1 1 1 1 1 1 1 1	$+V_{REF} \left(\frac{127}{128}\right) +V_{REF} \left(\frac{1}{128}\right)$
1 0 0 0 0 0 0 1	$+V_{REF}\left(\frac{1}{128}\right)$
1 0 0 0 0 0 0 0	0
0 1 1 1 1 1 1 1	$-V_{REF} \left( \frac{1}{128} \right) $ $\left( \frac{1}{127} \right)$
0 0 0 0 0 0 0 1	$-V_{REF} \left( \frac{127}{128} \right)$
0 0 0 0 0 0 0 0	$-V_{REF}\left(\frac{128}{128}\right)$

NOTE  $1 \text{ LSB} = (2^{-7}) (V_{\text{REF}}) = \frac{1}{128} (V_{\text{REF}})$ 

#### **APPLICATION HINTS**

**General Ground Management:** AC or transient voltages between AG N D and D G N D can appear as noise at the D AC 8408's analog output. N ote that in F igures 5 and 6,  $I_{\text{OUT}2A}/I_{\text{OUT}2B}$  and  $I_{\text{OUT}2C}/I_{\text{OUT}2D}$  are connected to AG N D . Therefore, it is recommended that AG N D and D G N D be tied together at the D AC 8408 socket. In system swhere AG N D and D G N D are tied together on the backplane, two diodes (1N 914 or equivalent) should be connected in inverse parallelbetween AG N D and D G N D .

**Write Enable Timing:** D uring the period when both  $\overline{DS}$  and R  $\overline{W}$  are held bw, the DAC latches are transparent and the analog output responds directly to the digital data input. To prevent unwanted variations of the analog output, the R  $\overline{W}$  should not go low until the data bus is fully settled (DATA VALID).

#### SINGLE SUPPLY, VOLTAGE OUTPUT OPERATION

The DAC 8408 can be connected with a single +5 V supply to produce DAC output voltages from 0 V to +1.5 V. In Figure 8, the DAC 8408 R-2R ladder is inverted from its normal connection. A +1.500 V reference is connected to the current output pin 4 ( $I_{\rm OUT~IA}$ ), and the normal  $I_{\rm REF}$  input pin becomes the DAC output. Instead of a normal current output, the R-2R ladder outputs a voltage. The 0 P-490, consisting of four precision low power op amps that can operate its inputs and outputs to zero volts, buffers the DAC to produce a low in pedance output voltage from 0 V to +1.5 V full-scale. Table III shows the code table.

W ith the supply and reference voltages as shown, better than  $1/\!\!2$  LSB differential and integral nonlinearity can be expected. To maintain this performance level, the +5 V supply must not drop below 4.75 V. Similarly, the reference voltage must be no higher than 1.5 V. This is because the CMOS witches require a minimum level of bias in order to maintain the linearity performance.

Table III. Single Supply Binary Code Table (Refer to Figure 8)

DAC Data Input MSB LSB	Analog Output
1 1 1 1 1 1 1	$V_{REF} \left( \frac{255}{256} \right)$ , +1.4941 V
1 0 0 0 0 0 0 1	$V_{REF} \left( \frac{129}{256} \right)$ , +0.7559 V
1 0 0 0 0 0 0 0	$V_{REF} \left( \frac{128}{256} \right)$ , +0.7500 V
0 1 1 1 1 1 1 1	$V_{REF} \left( \frac{127}{256} \right)$ , +0.7441 V
0 0 0 0 0 0 0 1	$V_{REF} \left( \frac{1}{256} \right), +0.0059 V$
0 0 0 0 0 0 0 0	$V_{REF} \left( \frac{0}{256} \right)$ , 0.0000 V




Figure 8. Unipolar Supply, Voltage Output DAC Operation

-12- REV. A




Figure 9. A Digitally Programmable Universal Active Filter

#### A DIGITALLY PROGRAMMABLE ACTIVE FILTER

A powerful D /A converter application is a program m able active filter design as shown in Figure 9. The design is based on the state-variable filter topology which offers stable and repeatable filter characteristics. DACB and DACD can be program med in tandem with a single digital byte load which sets the center frequency of the filter. DACA sets the Q of the filter. DACC sets the gain of the filter transfer function. The unique feature of this design is that varying the gain of filter does not affect the Q of the filter. Similarly, the reverse is also true. This makes the program mability of the filter extremely reliable and predictable. Note that low-pass, high-pass, and bandpass outputs are available. This sophisticated function is achieved in only two IC packages.

The network analyzer photo shown in Figure 10 superim poses five actual bandpass responses ranging from the lowest frequency of 75 H z (1 LSB 0 N) to a full-scale frequency of 19.132 kH z (allbits 0 N), which is equivalent to a 256 to 1 dynam ic range. The frequency is determined by  $f_{\mathbb{C}}=1/2\pi RC$  where R is the ladder resistance (R  $_{\mathbb{I}\!N}$ ) of the D AC 8408, and C is 1000 pF . N ote that from device to device, the resistance R  $_{\mathbb{I}\!N}$  varies. Thus some tuning m ay be necessary.




Figure 10. Programmable Active Filter Band-Pass Frequency Response

A ll com ponents used are available off-the-shelf. U sing low drift thin-film resistors, the DAC 8408 exhibits very stable performance over tem perature. The wide bandwidth of the OP-470 produces excellent high frequency and high Q response. In addition, the OP470's low input offset voltage assures an unusually low dc offset at the filter output.

REV. A -13-




Figure 11. A Digitally Programmable, Low-Distortion Sinewave Oscillator

### A LOW-DISTORTION, PROGRAMMABLE SINEWAVE OSCILLATOR

By varying the previous state-variable filter topology slightly, one can obtain a very low distortion sinewave oscillator with program m able frequency feature as shown in Figure 11. Again, DACB and DACD in tandem control the oscillating frequency based on the relationship  $f_{\rm C}=1/2\pi {\rm RC}$ . Positive feedback is accomplished via the 82.5 k $\Omega$  and the 20 k $\Omega$  potention eter. The Q of the oscillator is determined by the ratio of 10 k $\Omega$  and

 $475\Omega$  in series with the FET transistor, which acts as an automatic gain control variable resistor. The AGC action maintains a very stable sinewave amplitude at any frequency. Again, only two ICs accomplish a very useful function.

At the highest frequency setting, the harm onic distortion level m easures 0.016% . As the frequencies drop, distortion also drops to a low of 0.006% . At the low est frequency setting, distortion came back up to a worst case of 0.035% .

-14- REV. A