

Wide Voltage  
Operation  
Products

## Dot Matrix High Duty LCD Driver

- 80-bit Output
- 1/300 Duty Max.
- 2.7 to 5.5Vdc Logic Power Supply

### ■ DESCRIPTION


The SED1640 is the 80-segment (column) output driver that is appropriate to driving of a large-capacity, dot-matrix LCD panel.

The chip has been designed to improve the LCD display quality and it provides the high-speed enable chain method useful for lower power operation. The flat chip design allows more compact LCD panel production. The logic power supply allows low-voltage operation in a wide range of applications.

### ■ FEATURES

- No. of LCD drive outputs ..... 80
- Super slim chip design
- Low current consumption
- Low voltage operation ..... -2.7 Vdc Max.
- Wide range of LCD drive ..... -8 to -28 Vdc voltages
- High-speed data transmission at the low power by 4-bit bus enable chain method Shift clock frequencies : 6.5 MHz (at -2.7 Vdc) : 7.5 MHz (at -3.0 Vdc)
- Non-bias display off function
- Available pin selection in output shift direction
- Available offset bias adjustment of LCD power supply for V<sub>DD</sub> level
- Logic power supply ..... -2.7 to -5.5 Vdc
- Package ..... Die form (Au bump): SED1640D0B

### ■ BLOCK DIAGRAM



# SED1640

## ■ PIN DESCRIPTION

Terminal name	I/O	Function	No. of pins																																								
O0 to O79	O	LCD drive segment output; the output changes at the LP falling edge.	80																																								
D0 to D3	I	Display data input	4																																								
XSCL	I	Shift clock input of display data (falling edge trigger)	1																																								
LP	I	Latch pulse input of display data (falling edge trigger)	1																																								
EIO1	I/O	Enable I/O	2																																								
EIO2		The terminals are set to the input or output according to the SHL input signal level. The output is reset by LP input. When the 80-bit data is read, the signal automatically goes high.																																									
SHL	I	Used for shift direction selection and I/O control input of EIO terminal. If data sets (a, b, c, d) (e, f, g, h) ... (w, x, y, z) are entered in this sequence in terminals (D3, D2, D1, D0), the data and segment output are processed as follows:  <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>S</th><th colspan="7">Output</th><th colspan="2">EIO</th></tr> <tr> <th>H</th><th>79</th><th>78</th><th>77</th><th></th><th>2</th><th>1</th><th>0</th><th>EIO1</th><th>EIO2</th></tr> <tr> <th>L</th><td>a</td><td>b</td><td>c</td><td>...</td><td>x</td><td>y</td><td>z</td><td>Output</td><td>Input</td></tr> <tr> <th>H</th><td>z</td><td>y</td><td>x</td><td>...</td><td>c</td><td>b</td><td>a</td><td>Input</td><td>Output</td></tr> </table> Note: The relationship between the data and segment output is determined regardless of the number of shift clocks.	S	Output							EIO		H	79	78	77		2	1	0	EIO1	EIO2	L	a	b	c	...	x	y	z	Output	Input	H	z	y	x	...	c	b	a	Input	Output	1
S	Output							EIO																																			
H	79	78	77		2	1	0	EIO1	EIO2																																		
L	a	b	c	...	x	y	z	Output	Input																																		
H	z	y	x	...	c	b	a	Input	Output																																		
FR	I	AC conversion signal input of LCD drive output	1																																								
VDD, Vss	Power supply	Logic power supply VDD: 0 V Vss: -2.7 to -5.5 Vdc	3																																								
V0, V2, V3 V5	Power supply	Power supply for LCD drive circuit VDD: 0 V V5: -8 to -28 Vdc $V_{DD} \geq V_0 \geq V_2 \geq C_2 \geq 6/9 V_5$ $3/9 V_5 \geq V_3 \geq V_5$	8																																								
DSPOFF	I	Forced blank input When the signal level is low, the output is forcibly set to V0 level. Note: If this function is used, the SED1631 cannot be used as a pair.	1																																								

\*1 A pair of V0 to V5 must always be connected to their dedicated LCD power supplies.


Total: 107  
(NC: 5)

## ■ ABSOLUTE MAXIMUM RATING

Rating	Symbol	Value	Unit
Power voltage (1)	Vss	-7.0 to +0.3	V
Power voltage (2)	V5	-30.0 to +0.3	V
Power voltage (3)	V0, V2, V3	$V_5 - 0.3 \text{ to } V_{DD} + 0.3$	V
Input voltage	Vi	$V_{SS} - 0.3 \text{ to } V_{DD} + 0.3$	V
Output voltage	Vo	$V_{SS} - 0.3 \text{ to } V_{DD} + 0.3$	V
EIO output current	I01	20	mA
Operating temperature	Topr	-40 to +85	°C
Storage temperature 1	Tstg 1	-65 to +150	°C
Storage temperature 2	Tstg 2	-55 to +100	°C

Notes:

1. All voltages are based on  $V_{DD} = 0$  V.
2. Storage temperature 1 defines the storage temperature of the separate chip, and storage temperature 2 defines the TAB mounted chip.
3. The V0, V2 and V3 voltages must always satisfy the following:  
 $V_{DD} \geq V_0 \geq C_2 \geq C_3 \geq V_5$



4. If the logic power supply is floating or if it exceeds  $V_{SS} = -2.6$  Vdc when the LCD drive is powered, the LSI may be destroyed permanently. Care must be taken especially when the system power supply is turned on or off.

## ■ ELECTRICAL CHARACTERISTICS

### ● DC characteristics


( $V_{DD} = V_0 = 0 \text{ V}$ ,  $V_{SS} = -5.0 \text{ Vdc} \pm 10\%$ ,  $T_a = -40 \text{ to } +85^\circ\text{C}$  unless otherwise specified.)

Characteristic	Symbol	Condition		Pin applied	Min.	Typ.	Max.	Unit
Power voltage (1)	$V_{SS}$			$V_{SS}$	-5.5	-5.0	-2.7	$\text{V}$
Recommended operating voltage	$V_5$	$V_{SS} = -2.7 \text{ to } -5.5 \text{ Vdc}$		$V_5$	-28.0		-12.0	$\text{V}$
Operable voltage	$V_5$	Function		$V_5$			-8.0	$\text{V}$
Power voltage (2)	$V_0$	Recommended value		$V_0$	$V_{DD} - 2.5$		$V_{DD}$	$\text{V}$
Power voltage (3)	$V_2$	Recommended value		$V_2$	$3/9V_5$			$\text{V}$
Power voltage (4)	$V_3$	Recommended value		$V_3$	$V_5$		$6/9V_5$	$\text{V}$
High-level input voltage	$V_{IH}$	$V_{SS} = -2.7 \text{ to } -5.5 \text{ Vdc}$	$EIO1, EIO2, FR$ $D0 \text{ to } D3, XSCL$ $SHL, LP, \overline{DSPOFF}$		0.2 $V_{SS}$			$\text{V}$
Low-level input voltage	$V_{IL}$						0.8 $V_{SS}$	$\text{V}$
High-level output voltage	$V_{OH}$	$V_{SS} = -2.7 \text{ to } -5.5 \text{ Vdc}$	$I_{OH} = -0.6 \text{ mA}$	$EIO1, EIO2$	$V_{DD} - 0.4$			$\text{V}$
Low-level output voltage	$V_{OL}$	$-5.5 \text{ Vdc}$	$I_{OL} = 0.6 \text{ mA}$				$V_{SS} + 0.4$	$\text{V}$
Input leakage current	$I_{LI}$	$V_{SS} \leq V_{IN} \leq V_{DD}$		$D0 \text{ to } D3, LP, FR,$ $XSCL, SHL, \overline{DSPOFF}$				2.0 $\mu\text{A}$
I/O leakage current	$I_{LI/O}$	$V_{SS} \leq V_{IN} \leq V_{DD}$	$EIO1, EIO2$					5.0 $\mu\text{A}$
Static current	$I_{SS}$	$V_5 = -28.0 \text{ to } -14.0 \text{ Vdc}$ $V_{IH} = V_{DD}, V_{IL} = V_{SS}$		$V_{SS}$				25 $\mu\text{A}$
Output resistance	$R_{SEG}$	$\Delta V_{ON} = 0.5\text{V}$ $V_5 = -20.0 \text{ V}, V_3 = 13/15 \cdot V_5$ $V_2 = 2/15 \cdot V_5, V_0 = V_{DD}$		$O_0 \text{ to } O_{79}$		1.5	2.5	$\text{k}\Omega$
Average operating current consumption (1)	$I_{SS}$	$V_{SS} = -5.5 \text{ Vdc}, V_{IH} = V_{DD},$ $V_{IL} = V_{SS}, f_{XSCL} = 2.69 \text{ MHz},$ $f_{LP} = 16.8 \text{ kHz}, f_{FR} = 70 \text{ Hz},$ Input data: Stripe display, no load		$V_{SS}$		0.10	0.2	$\text{mA}$
		$V_{SS} = -3.0 \text{ Vdc};$ others are the same as $V_{SS} = -5 \text{ Vdc}$ .				0.07	0.15	
Average operating current consumption (2)	$I_5$	$V_{SS} = -5.0 \text{ Vdc}, V_0 = 0.0 \text{ V},$ $V_2 = -9.3 \text{ Vdc}, V_3 = -18.6 \text{ Vdc},$ $V_5 = -28.0 \text{ Vdc};$ others are the same as $I_{SS}$ .		$V_5$		0.02	0.05	$\text{mA}$
Input terminal capacity	$C_I$	$Freq. = 1 \text{ MHz},$ $T_a = 25^\circ\text{C},$ separate chip	$D0 \text{ to } D3, LP, FR,$ $XSCL, SHL, \overline{DSPOFF}$				8	$\text{pF}$
I/O terminal capacity	$C_{I/O}$		$EIO1, EIO2$				15	$\text{pF}$

# SED1640

## ● AC characteristics

Input timing characteristics



(V<sub>SS</sub> = -5.0 V ±0.5, Ta = -40 to 85°C)

Characteristic	Symbol	Condition	Min.	Max.	Unit
XSCL cycle	tc		100		ns
XSCL high-level pulse width	twCH		30		ns
XSCL low-level pulse width	twCL		30		ns
Data setup time	tDS		30		ns
Data hold time	tDH		20		ns
XSCL-to-LP rise time	tLD		0		ns
LP-to-XSCL fall time	tLH		40		ns
LP high-level pulse width	tWLH	*3	40		ns
FR delay allowance time	tDF		-900	+900	ns
EIO setup time	tsUE		35		ns

(V<sub>SS</sub> = -4.5 V to -2.7 V, Ta = -40 to 85°C)

Characteristic	Symbol	Condition	Min.	Max.	Unit
XSCL cycle	tc	V <sub>SS</sub> = -2.7 V *1	153		ns
		V <sub>SS</sub> = -3.0 V *2	133		
XSCL high-level pulse width	twCH		50		ns
XSCL low-level pulse width	twCL		50		ns
Data setup time	tDS		50		ns
Data hold time	tDH		30		ns
XSCL-to-LP rise time	tLD		0		ns
LP-to-XSCL fall time	tLH	V <sub>SS</sub> = -2.7 V	75		ns
		V <sub>SS</sub> = -3.0 V	65		
LP high-level pulse width	tWLH	V <sub>SS</sub> = -2.7 V *3	75		ns
		V <sub>SS</sub> = -3.0 V *3	65		
FR delay allowance time	tDF		-900	+900	ns
EIO setup time	tsUE	V <sub>SS</sub> = -2.7 V	50		ns
		V <sub>SS</sub> = -3.0 V	40		


\*1 Equivalent to 6.5 MHz

\*2 Equivalent to 7.5 MHz

\*3 "tWLH" defines the time when LP is high and XSCL is low.

## ● AC characteristics

### Output timing characteristics




(V<sub>DD</sub> = -5.0 ± 0.5 V, V<sub>5</sub> = -12.0 to -28.0 V)

Characteristic	Symbol	Condition	Min.	Max.	Unit
EIO reset time	t <sub>ER</sub>			90	ns
EIO output delay time	t <sub>DCL</sub>	CL = 15 pF (EIO)		55	ns
Delay time from LP to segment output	t <sub>LSD</sub>	CL = 100 pF		200	ns
Delay time from FR to segment output	t <sub>FRSD</sub>	(0 .... n)		400	ns

(V<sub>DD</sub> = -4.5 to -2.7V, V<sub>5</sub> = -12.0 to -28.0 V)

Characteristic	Symbol	Condition	Min.	Max.	Unit
EIO reset time	t <sub>ER</sub>			150	ns
EIO output delay time	t <sub>DCL</sub>	CL = 15 pF (EIO)		95	ns
		V <sub>SS</sub> = -2.7 V		85	
Delay time from LP to segment output	t <sub>LSD</sub>	CL = 100 pF		400	ns
Delay time from FR to segment output	t <sub>FRSD</sub>	(0 .... n)		800	ns

## ■ PAD LAYOUT



Chip size: 11.59 × 1.40 mm

Pad pitch: 105 µm (Min.)

Chip thickness: 625 µm ±25 µm

### (1) SED1640DOB Au bump specifications (reference)

- Bump size A : 106 µm × 80 µm × 4 µm (Pad Nos. 2 to 26)
- Bump size B : 86 µm × 91 µm × 4 µm (Pad Nos. 1, 27, 37, 98)
- Bump size C : 86 µm × 68 µm × 4 µm (Pad Nos. 28 to 36, 99 to 107)
- Bump size D : 82 µm × 74 µm × 4 µm (Pad Nos. 38 to 97)
- Bump height A to D : 22.5 ±5.5 µm (Pad Nos. 1 to 107)

# SED1640

## ■ PAD COORDINATION

Pad No.	Pad name	X coordinate	Y coordinate	Pad No.	Pad name	X coordinate	Y coordinate	Pad No.	Pad name	X coordinate	Y coordinate
2	V <sub>0</sub>	-5345	-541	38	O <sub>10</sub>	5269	553	74	O <sub>46</sub>	-1161	553
3	V <sub>2</sub>	-5164		39	O <sub>11</sub>	5090		75	O <sub>47</sub>	-1340	
4	V <sub>3</sub>	-4984		40	O <sub>12</sub>	4912		76	O <sub>48</sub>	-1518	
5	V <sub>5</sub>	-4594		41	O <sub>13</sub>	4733		77	O <sub>49</sub>	-1697	
6	V <sub>SS</sub>	-4091		42	O <sub>14</sub>	4554		78	O <sub>50</sub>	-1875	
7	Dummy	-3839		43	O <sub>15</sub>	4376		79	O <sub>51</sub>	-2054	
8	SHL	-3587		44	O <sub>16</sub>	4197		80	O <sub>52</sub>	-2233	
9	Dummy	-3065		45	O <sub>17</sub>	4019		81	O <sub>53</sub>	-2411	
10	Dummy	-2828		46	O <sub>18</sub>	3840		82	O <sub>54</sub>	-2590	
11	V <sub>DD</sub>	-2590		47	O <sub>19</sub>	3661		83	O <sub>55</sub>	-2768	
12	DSPOFF	-2086		48	O <sub>20</sub>	3483		84	O <sub>56</sub>	-2947	
13	FR	-1583		49	O <sub>21</sub>	3304		85	O <sub>57</sub>	-3126	
14	LP	-1079		50	O <sub>22</sub>	3126		86	O <sub>58</sub>	-3304	
15	XSCL	1079		51	O <sub>23</sub>	2947		87	O <sub>59</sub>	-3483	
16	D <sub>0</sub>	1583		52	O <sub>24</sub>	2768		88	O <sub>60</sub>	-3661	
17	D <sub>1</sub>	2086		53	O <sub>25</sub>	2590		89	O <sub>61</sub>	-3840	
18	D <sub>2</sub>	2590		54	O <sub>26</sub>	2411		90	O <sub>62</sub>	-4019	
19	Dummy	3065		55	O <sub>27</sub>	2233		91	O <sub>63</sub>	-4197	
20	D <sub>3</sub>	3587		56	O <sub>28</sub>	2054		92	O <sub>64</sub>	-4376	
21	Dummy	3839		57	O <sub>29</sub>	1875		93	O <sub>65</sub>	-4554	
22	V <sub>SS</sub>	4091		58	O <sub>30</sub>	1697		94	O <sub>66</sub>	-4733	
23	V <sub>5</sub>	4594		59	O <sub>31</sub>	1518		95	O <sub>67</sub>	-4912	
24	V <sub>3</sub>	4984		60	O <sub>32</sub>	1340		96	O <sub>68</sub>	-5090	
25	V <sub>2</sub>	5164		61	O <sub>33</sub>	1161		97	O <sub>69</sub>	-5269	▼
26	V <sub>0</sub>	5345	▼	62	O <sub>34</sub>	982		98	O <sub>70</sub>	-5644	546
27	EIO1	5644	-544	63	O <sub>35</sub>	804		99	O <sub>71</sub>		418
28	O <sub>0</sub>		-426	64	O <sub>36</sub>	625		100	O <sub>72</sub>		313
29	O <sub>1</sub>		-320	65	O <sub>37</sub>	447		101	O <sub>73</sub>		207
30	O <sub>2</sub>		-215	66	O <sub>38</sub>	268		102	O <sub>74</sub>		102
31	O <sub>3</sub>		-109	67	O <sub>39</sub>	89		103	O <sub>75</sub>		-4
32	O <sub>4</sub>		-4	68	O <sub>40</sub>	-89		104	O <sub>76</sub>		-109
33	O <sub>5</sub>		102	69	O <sub>41</sub>	-268		105	O <sub>77</sub>		-215
34	O <sub>6</sub>		207	70	O <sub>42</sub>	-447		106	O <sub>78</sub>		-320
35	O <sub>7</sub>		313	71	O <sub>43</sub>	-625		107	O <sub>79</sub>		-426
36	O <sub>8</sub>		418	72	O <sub>44</sub>	-804		1	EIO2		-544
37	O <sub>9</sub>	▼	546	73	O <sub>45</sub>	-982	▼				▼

**NOTICE:**

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 2000 All right reserved.

All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

**SEIKO EPSON CORPORATION****ELECTRONIC DEVICES MARKETING DIVISION****IC Marketing & Engineering Group**

**ED International Marketing Department I (Europe, U.S.A)**  
421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN  
Phone: 042-587-5812 FAX: 042-587-5564

**ED International Marketing Department II (ASIA)**  
421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN  
Phone: 042-587-5814 FAX: 042-587-5110

■ Electronic devices information on the Epson WWW server.

<http://www.epson.co.jp/device/>

