

Matched N-Channel JFET Pairs

Product Summary

| Part Number | $V_{GS(off)}$ (V) | $V_{(BR)GSS}$ Min (V) | g_{fs} Min (mS) | I_G Typ (pA) | $ V_{GS1} - V_{GS2} $ Typ (mV) |
|-------------|-------------------|-----------------------|-------------------|----------------|--------------------------------|
| U430 | -1 to -4 | -25 | 10 | -15 | 25 |
| U431 | -2 to -6 | -25 | 10 | -15 | 25 |

Features

- Two-Chip Design
- High Slew Rate
- Low Offset/Drift Voltage
- Low Gate Leakage: 15 pA
- Low Noise
- High CMRR: 75 dB

Benefits

- Tight Differential Match vs. Current
- Improved Op Amp Speed, Settling Time Accuracy
- Minimum Input Error/Trimming Requirement
- Insignificant Signal Loss/Error Voltage
- High System Sensitivity
- Minimum Error with Large Input Signals

Applications


- Wideband Differential Amps
- High-Speed, Temp-Compensated, Single-Ended Input Amps
- High-Speed Comparators
- Impedance Converters

Description

The U430/431 are matched JFET pairs assembled in a TO-78 package. These devices offer good power gain even at frequencies beyond 250 MHz.

The TO-78 package is available with full military processing (see Military Information).

For similar products, see the low-noise U/SST401 series, the high-gain 2N5911/5912, and the low-leakage U421/423 data sheets.



Absolute Maximum Ratings

| | | | |
|--|--------------|---------------------|------------------------------------|
| Gate-Drain, Gate-Source Voltage | -25 V | Power Dissipation : | Per Side ^a 300 mW |
| Gate Current | 10 mA | | Total ^b 500 mW |
| Lead Temperature ($1/16''$ from case for 10 sec.) | 300 °C | Notes | |
| Storage Temperature | -65 to 200°C | a. | Derate 2.4 mW/°C above 25°C |
| Operating Junction Temperature | -55 to 150°C | b. | Derate 4 mW/°C above 25°C |

Updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #70249.

U430/431







Specifications^a

| Parameter | Symbol | Test Conditions | Typ ^b | Limits | | | | Unit |
|---|--|--|------------------|--------|------|------|------|------------|
| | | | | U430 | | U431 | | |
| Min | Max | Min | Max | | | | | |
| Static | | | | | | | | |
| Gate-Source Breakdown Voltage | V _{(BR)GSS} | I _G = -1 μA, V _{DS} = 0 V | -35 | -25 | | -25 | | V |
| Gate-Source Cutoff Voltage | V _{GS(off)} | V _{DS} = 10 V, I _D = 1 nA | | -1 | -4 | -2 | -6 | |
| Saturation Drain Current ^c | I _{DSS} | V _{DS} = 10 V, V _{GS} = 0 V | | 12 | 30 | 24 | 60 | mA |
| Gate Reverse Current | I _{GSS} | V _{GS} = -15 V, V _{DS} = 0 V T _A = 150°C | -5 -10 | | -150 | | -150 | pA |
| Gate Operating Current | I _G | V _{DG} = 10 V, I _D = 5 mA T _A = 150°C | -15 -10 | | -150 | | -150 | nA |
| Gate-Source Forward Voltage | V _{GS(F)} | I _G = 10 mA, V _{DS} = 0 V | 0.8 | | 1 | | 1 | V |
| Dynamic | | | | | | | | |
| Common-Source Forward Transconductance ^c | g _{fs} | V _{DS} = 10 V, I _D = 10 mA, f = 1 kHz | 15 | 10 | | 10 | | mS |
| Common-Source Output Conductance ^c | g _{os} | | 100 | | 250 | | 250 | μS |
| Common-Source Input Capacitance | C _{iss} | V _{GS} = -10 V, V _{DS} = 0 V, f = 1 MHz | 4.5 | | 5 | | 5 | pF |
| Common-Source Reverse Transfer Capacitance | C _{rss} | | 2 | | 2.5 | | 2.5 | |
| Equivalent Input Noise Voltage | ̄e _n | V _{DS} = 10 V, I _D = 10 mA f = 100 Hz | 6 | | | | | nV/ √Hz |
| High Frequency | | | | | | | | |
| Common-Source Forward Transconductance | g _{fs} | V _{DS} = 10 V, I _D = 10 mA f = 100 MHz | 14 | | | | | mS |
| Common-Source Output Conductance | g _{os} | | 0.13 | | | | | |
| Power-Match Source Admittance | g _{ig} | | 12 | | | | | |
| Matching | | | | | | | | |
| Differential Gate-Source Voltage | V _{GS1} -V _{GS2} | V _{DG} = 10 V, I _D = 10 mA | 25 | | | | | mV |
| Saturation Drain Current Ratio ^d | I _{DSS1} / I _{DSS2} | V _{DS} = 10 V, V _{GS} = 0 V | 0.95 | 0.9 | 1 | 0.9 | 1 | |
| Transconductance Ratio ^d | g _{fs1} / g _{fs2} | V _{DS} = 10 V, I _D = 10 mA, f = 1 kHz | 0.95 | 0.9 | 1 | 0.9 | 1 | |
| Gate-Source Cutoff Voltage Ratio ^d | V _{GS(off)1} / V _{GS(off)2} | V _{DS} = 10 V, I _D = 1 nA | 0.95 | 0.9 | 1 | 0.9 | 1 | |
| Differential Gate Current | I _{G1} -I _{G2} | V _{DG} = 10 V, I _D = 5 mA | -2 | | | | | pA |
| Common Mode Rejection Ratio | CMRR | V _{DG} = 5 to 10 V, I _D = 10 mA | 75 | | | | | dB |







Notes

- a. T_A = 25°C unless otherwise noted.
- b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- c. Pulse test: PW ≤ 300 μs duty cycle ≤ 3%.
- d. Assumes smaller value in the numerator.







Typical Characteristics



Typical Characteristics (Cont'd)



Typical Characteristics (Cont'd)



U430/431

Typical Characteristics (Cont'd)

