

PCA9703

18 V tolerant SPI 16-bit GPI with maskable $\overline{\text{INT}}$

Rev. 01 — 23 February 2010

Product data sheet

1. General description

The PCA9703 is a low power 18 V tolerant SPI General Purpose Input (GPI) shift register designed to monitor the status of switch inputs. It generates an interrupt when one or more of the switch inputs change state but allows selected inputs to not generate interrupts using the interrupt masking feature. The input level is recognized as a HIGH when it is greater than $0.8 \times V_{\text{DD}}$ and as a LOW when it is less than $0.55 \times V_{\text{DD}}$ (minimum LOW threshold of 2.5 V at 5 V node). The PCA9703 can monitor up to 16 switch inputs.

The falling edge of the $\overline{\text{CS}}$ pin samples the input port status and clears the interrupt. When $\overline{\text{CS}}$ is LOW, the rising edge of the SCLK loads the shift register and shifts the value out of the shift register. The serial input is sampled on the falling edge of SCLK. The contents of the shift register are loaded into the interrupt mask register of the device on the rising edge of $\overline{\text{CS}}$.

Each of the input ports has a 18 V breakdown ESD protection circuit, which dumps the ESD/overvoltage current to ground. When used with a series resistor (minimum 100 k Ω), the input can connect to a 12 V battery and support double battery, reverse battery, 27 V jump start and 40 V load dump conditions in automotive applications. Higher voltages can be tolerated on the inputs depending on the series resistor used to limit the input current.

The INT_EN pin is used to both enable the GPI pins and to enable the $\overline{\text{INT}}$ output pin to minimize battery drain in pull-up cycled applications. The SDIN pull-down prevents floating nodes when the device is used in daisy-chain applications.

With both the high breakdown voltage and high ESD, this device is useful for both automotive (AEC-Q100 compliance available) and mobile applications.

2. Features

- 16 general purpose input ports
- 18 V tolerant input ports with 100 k Ω external series resistor
- Input LOW threshold $0.55 \times V_{\text{DD}}$ with minimum of 2.5 V at $V_{\text{DD}} = 4.5 \text{ V}$
- Input hysteresis $0.04 \times V_{\text{DD}}$ with minimum of 180 mV at $V_{\text{DD}} = 4.5 \text{ V}$
- Open-drain interrupt output
- Interrupt enable pin (INT_EN) disables GPI pins and interrupt output
- Interrupt-masking feature allows no interrupt generation from selected inputs
- V_{DD} range: 4.5 V to 5.5 V
- I_{DD} is very low 2.5 μA maximum
- SPI serial interface with speeds up to 5 MHz
- SPI supports daisy-chain connection for large switch numbers
- AEC-Q100 compliance available

- ESD protection exceeds 5 kV HBM per JESD22-A114, 350 V MM per AEC-Q100, and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Operating temperature range: -40 °C to +125 °C
- Offered in TSSOP24 and HWQFN24 packages

3. Applications

- Automotive
 - ◆ Body control modules
 - ◆ Electronic control units (e.g., for body controller)
 - ◆ Switch monitoring
 - ◆ SBC wake pin extension
- Industrial equipment
- Cellular telephones
- Emergency lighting

4. Ordering information

Table 1. Ordering information

Type number	Topside mark	Package		
		Name	Description	Version
PCA9703HF	9703	HWQFN24	plastic thermal enhanced very very thin quad flat package; no leads; 24 terminals; body 4 × 4 × 0.75 mm	SOT994-1
PCA9703PW	PCA9703PW	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1
PCA9703PW/Q900 ^[1]	PCA9703PW	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1

[1] PCA9703PW/Q900 is AEC-Q100 compliant. Contact i2c.support@nxp.com for PPAP.

5. Block diagram




Fig 1. Block diagram of PCA9703

6. Pinning information

6.1 Pinning




Fig 2. Pin configuration for HWQFN24




Fig 3. Pin configuration for TSSOP24

6.2 Pin description

Table 2. Pin description

Symbol	Pin		Type	Description
	TSSOP24	HWQFN24		
SDOUT	1	22	output	3-state serial data output; normally high-impedance
$\overline{\text{INT}}$	2	23	output	open-drain interrupt output (active LOW)
INT_EN	3	24	input	GPI pin enable and interrupt output enable 1 = GPI pin and interrupt output are enabled 0 = GPI pin and interrupt output are disabled and interrupt output is high-impedance
IN0	4	1	input	input port 0
IN1	5	2	input	input port 1
IN2	6	3	input	input port 2
IN3	7	4	input	input port 3
IN4	8	5	input	input port 4
IN5	9	6	input	input port 5
IN6	10	7	input	input port 6
IN7	11	8	input	input port 7
V _{SS}	12	9 ^[1]	ground	ground supply
IN8	13	10	input	input port 8
IN9	14	11	input	input port 9
IN10	15	12	input	input port 10
IN11	16	13	input	input port 11
IN12	17	14	input	input port 12
IN13	18	15	input	input port 13
IN14	19	16	input	input port 14
IN15	20	17	input	input port 15
$\overline{\text{CS}}$	21	18	input	chip select (active LOW)
SCLK	22	19	input	serial input clock
SDIN	23	20	input	serial data input (20 μ A pull-down)
V _{DD}	24	21	supply	supply voltage

- [1] HWQFN24 package die supply ground is connected to both V_{SS} pin and exposed center pad. V_{SS} pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board and for proper heat conduction through the board, thermal vias need to be incorporated in the PCB in the thermal pad region.

7. Functional description

PCA9703 is a 16-bit General Purpose Input (GPI) with an open-drain interrupt output designed to monitor switch status. By putting an external 100 k Ω series resistor at the input port, the device allows the input to tolerate momentary double 12 V battery, reverse battery, 27 V jump start or 40 V load dump conditions. The interrupt output is asserted when an input port status changes, the input is not masked and the interrupt output is enabled. The open-drain interrupt output is enabled when INT_EN is HIGH and disabled when INT_EN is LOW. The INT_EN also enables the GPI pins when it is HIGH. In cyclic pull-up applications the GPI pull-ups should be active before the INT_EN is taken HIGH and the INT output should only be sampled after transient conditions have settled. Additionally, interrupts can be disabled in software by using the interrupt mask feature. The input port status is accessed via the 4-wire SPI interface.

Upon power-up, the power-up reset cell clears all the registers, resulting in all zeros in both the input status register and the interrupt mask register. Since a zero in the interrupt mask register masks the interrupt from that pin, there will not be any interrupts generated. After power-up it is necessary to access the PCA9703 through the SPI pins in order to activate the interrupt for any GPI pins. When the PCA9703 is read over the SPI wires, the input conditions are clocked into the input status register on the \overline{CS} falling edge. Since the inputs and the input status register now match, no interrupt is generated and any pre-existing interrupt is cleared. The input status register data is parallel loaded into the shift register on the first rising edge of the SCLK. The serial input data is captured on the opposite clock edge so that there is a $\frac{1}{2}$ clock cycle hold time. The set-up time is diminished by the propagation time so the SCLK falling edge to rising edge must be long enough to provide sufficient set-up time. Successive clock cycles on the SCLK pin clock the data out of the PCA9703 and new data from the SDIN into the shift register. There is no limit to the number of clock cycles that can be applied with the \overline{CS} LOW, however sufficient clock cycles should be used to both shift out all of the GPI data and shift in the new interrupt mask data to the correct position with the MSB first before the \overline{CS} rising edge.

For cyclic switch bias applications the switch bias should be applied first, then after the input voltage is settled the general purpose inputs are switched on by taking the INT_EN HIGH. This also enables the interrupt output, which will only indicate an interrupt if the GPI data does not match the input status register on a bit that is enabled by the interrupt mask register value. If an interrupt is generated, the pull-up should remain active and the INT_EN should remain active and the SPI pins are used to update the input status register and read the data out. They are also used to store the new interrupt mask on the rising edge of \overline{CS} . After the SPI transaction is complete the INT_EN is taken LOW to turn the inputs off and disable the \overline{INT} output. Then the GPI pull-ups can be turned off. The GPI pins are specifically designed so that any ESD/overstress current flows to ground, not V_{DD} . They are also specifically designed so that if the input voltage returns to the same value after pull-up cycling as before the input pull-up cycling, before the input is enabled it will be detected as the same state.

If the V_{DD} falls below the 4.5 V minimum specified supply voltage, the input threshold will move down since they are a function of the V_{DD} voltage. The input status register and the interrupt mask register retain their values to below $V_{DD} = 2.0$ V and power-down can only be used to generate a power-up reset if the V_{DD} falls below 0.2 V before returning to the operating range.

Multiple PCA9703 devices can be serially connected for monitoring a large number of switches by connecting the SDOUT of one device to the SDIN of the next device. SCLK and $\overline{\text{CS}}$ must be common among all devices and interrupt outputs may be tied together. No external logic is necessary because all the devices' interrupt outputs are open-drain that function as 'wired-AND' and can simply be connected together to a single pull-up resistor.

7.1 SPI bus operation

The PCA9703 interfaces with the controller via the 4-wire SPI bus that is comprised of the following signals: chip select ($\overline{\text{CS}}$), serial clock (SCLK), serial data in (SDIN), and serial data out (SDOUT). To access the device, the controller asserts $\overline{\text{CS}}$ LOW, then sends SCLK and SDIN. When reading is complete and the interrupt mask data is in place, the controller de-asserts $\overline{\text{CS}}$. See [Figure 4](#) for register access timing.

7.1.1 $\overline{\text{CS}}$ - chip select

The $\overline{\text{CS}}$ pin is the device chip select and is an active LOW input. The falling edge of $\overline{\text{CS}}$ captures the input port status in the input status register. If the interrupt output is asserted, the falling edge of $\overline{\text{CS}}$ will clear the interrupt. When $\overline{\text{CS}}$ is LOW, the SPI interface is active. When $\overline{\text{CS}}$ transitions HIGH the interrupt mask is stored and when $\overline{\text{CS}}$ is HIGH, the SPI interface is disabled.

7.1.2 SCLK - serial clock input

SCLK is the serial clock input to the device. It should be LOW and remain LOW during the falling and rising edge of $\overline{\text{CS}}$. When $\overline{\text{CS}}$ is LOW, the first rising edge of SCLK parallel loads the shift register from the input status register. The subsequent rising edges on SCLK serially shifts data out from the shift register. The falling edge of SCLK samples the data on SDIN.

7.1.3 SDIN - serial data input

SDIN is the serial data input port. The data is sampled into the shift register on the falling edge of SCLK. SDIN is only active when $\overline{\text{CS}}$ is LOW. This input has a 20 μA pull-down current source to prevent the SDIN node from floating when $\overline{\text{CS}}$ is HIGH.

7.1.4 SDOUT - serial data output

SDOUT is the serial data output signal. SDOUT is high-impedance when $\overline{\text{CS}}$ is HIGH and switches to low-impedance after $\overline{\text{CS}}$ goes LOW. When $\overline{\text{CS}}$ is LOW, after the first rising edge of SCLK the most significant bit in the shift register is presented on SDOUT. Subsequent rising edges of SCLK shift the remaining data from the shift register onto SDOUT.

7.1.5 Register access timing

[Figure 4](#) shows the waveforms of the device operation. Initially $\overline{\text{CS}}$ is HIGH and SCLK is LOW. On the falling edge of $\overline{\text{CS}}$, input port status, DATA[n:0] is captured into the input status register, and subsequently the first rising edge of SCLK parallel loads the shift register. The falling edge of SCLK samples the data on the SDIN. The MSB from the shift register is valid and available on the SDOUT after the first rising edge of SCLK.




Fig 4. Register access timing

7.1.6 Software reset operation

Software reset will be activated by writing all zeroes into the shift register. This is identical to having an interrupt mask value of 0X00. Such an operation will reset the device, clear the input status register to zero and set the interrupt output to HIGH (no interrupt).

7.2 Interrupt output

$\overline{\text{INT}}$ is the open-drain interrupt output and is active LOW. A pull-up resistor of approximately 10 kΩ is recommended.

A user-defined interrupt mask bit pattern is shifted into the shift register via SDIN. The value of bits in the mask pattern will determine which input pins will cause an interrupt. Any bit that is = 0 will disable the input pin corresponding to that bit position from generating an interrupt. Interrupts will be enabled for bits having value = 1. The mask bit pattern is not automatically aligned with the desired input pins. It is the responsibility of the programmer to shift the correct number of (mask) bits to the correct positions into the shift register. The interrupt mask bit pattern must be positioned into the shift register prior to the CS rising edge. Misaligned mask pattern will result in unexpected activation of the interrupt signal.

The interrupt output is asserted when the input status is changed, and the interrupt mask bit corresponding to the input pin that caused the change is unmasked (bit value = 1), and is cleared on the falling edge of $\overline{\text{CS}}$ or when the $\overline{\text{INT}}$ input port status matches the input status register. When there are multiple devices, the $\overline{\text{INT}}$ outputs may be tied together to a single pull-up.

Table 3 illustrates the state of the interrupt output versus the state of the input port and input status register. The interrupt output is asserted when the input port and input status register differ.

Table 3. Interrupt output function truth table

H = HIGH; L = LOW; X = don't care

INT_EN	Input port status	Input status register ^[1]	INT output ^[2]	
			Mask bit = 1 (unmasked)	Mask bit = 0 (masked)
H	L	L	H	H
H	L	H	L	H
H	H	L	L	H
H	H	H	H	H
L	X	X	H	H

[1] Input status register is the value or content of the D flip-flops.

[2] Logic states shown for INT pin assumes 10 kΩ pull-up resistor.

7.3 Interrupt enable

INT_EN is the interrupt output enable input and the general purpose input enable input. It is an active HIGH input. When the INT_EN pin is LOW the GPI pins are turned off to minimize power loss when the input pull-ups are cycled and the INT output is disabled. The cycled pull-up should be active sufficiently long before the INT_EN is taken active that the GPI pin voltage is completely settled to prevent false or transient interrupt signals.

7.4 General Purpose Inputs

The General Purpose Inputs (GPI) are designed to behave like a typical input in the 0 V to 5.5 V range, but are also designed to have low leakage currents at elevated voltages. The input structure allows for elevated voltages to be applied through a series resistor. The series resistor is required when the input voltage is above 5.5 V. The series resistor is required for two reasons: first, to prevent damage to the input avalanche diode, and second, to prevent the ESD protection circuitry from creating an excessive current flow. The ESD protection circuitry includes a latch-back style device, which provides excellent ESD protection during assembly or typical 5.5 V applications. The series resistor limits the current flowing into the part and provides additional ESD protection. The limited current prevents the ESD latch-back device from latching back to a low voltage, which would cause excessive current flow and damage the part when the input voltage is above 5.5 V.

The minimum required series resistance for applications with input voltages above 5.5 V is 100 kΩ. For applications requiring an applied voltage above 27 V, Equation 1 is recommended to determine the series resistor. Failure to include the appropriate input series resistor may result in product failure and will void the warranty.

$$R_s = \frac{\text{voltage applied} - 17 \text{ V}}{I_I} \tag{1}$$

The series resistor should be placed physically as close as possible to the connected input to reduce the effective node capacitance. The input response time is affected by the RC time constant of the series resistor and the input node capacitance.

7.4.1 V_{IL} , V_{IH} and switching points

A minimum LOW threshold of 2.5 V is guaranteed for the logical switching points for the inputs. See [Figure 5](#) for details.




Fig 5. Logic level thresholds

The V_{IL} is specified as a maximum of $0.55 \times V_{DD}$ and is 2.5 V at 4.5 V V_{DD} . This means that if the user applies 2.5 V or less to the input (with $V_{DD} = 4.5\text{ V}$), or as the voltage passes this threshold, they will always see a LOW.

The V_{IH} is specified as a minimum of $0.8 \times V_{DD}$. This means that if the user applies 3.6 V or more to the input (with $V_{DD} = 4.5\text{ V}$), or as the voltage passes this threshold, they will always see a HIGH.

Hysteresis minimum is specified as 180 mV at $V_{DD} = 4.5\text{ V}$. This means there will always be at least 180 mV of difference between the LOW threshold and HIGH threshold to help prevent oscillations and handle higher noise.

8. Application design-in information

8.1 General application




Fig 6. Typical application

8.2 Automotive application

Supports:

- 12 V battery (8 V to 16 V)
- Double battery (16 V to 32 V)
- Reverse battery (−8 V to −16 V)
- Jump start (27 V for 60 seconds)
- Load dump (40 V)

8.2.1 SBC wake port extension with cyclic biasing

System Basis Chips (SBC) offer many functions needed for in-vehicle networking solutions. Some of the features built into SBC are:

- Transceivers (HS-CAN, LIN 2.0)
- Scalable voltage regulators
- Watchdog timers; wake-up function
- Fail-safe function

For more information on SBC, refer to

[http://www.nxp.com/index.html#/pip/pip=\[pfp=53482\]|pp=\[t=pfp,i=53482\]](http://www.nxp.com/index.html#/pip/pip=[pfp=53482]|pp=[t=pfp,i=53482]).

8.2.1.1 UJA106x with PCA9703, standby




Fig 7. UJA106x with PCA9703 with supplied µC (standby)

- PCA9703 fits to SBC UJA106x and UJA107x family
- PCA9703 can be powered by V1 of SBC
- Extends the SBC with 16 additional wake inputs
- µC can be set to stop-mode during standby to save ECU standby current. SBC with GPI periodically monitors the wake inputs
 - Cyclic bias via V3
 - Very low system current consumption even with clamped switches
 - Interrupt enable control via V2

8.2.1.2 UJA106x with PCA9703, sleep




Fig 8. UJA106x with PCA9703 with unsupplied µC (sleep)

- Very low quiescent system current (50 µA) due to disabled µC and cyclically biasing of switches
- Wake-up upon change of switches or upon bus traffic (CAN and LIN)
- PCA970x supplied out of cyclically biased transistor regulator

8.2.1.3 UJA107x with PCA9703, standby and sleep




Fig 9. UJA107x with PCA9703 with supplied μC (standby)




Fig 10. UJA107x with PCA9703 with supplied μC (sleep)

- UJA107x SBC provides WBIAS pin for cyclic biasing of the inputs
- Compatible with UJA107x based ASSPs

8.2.2 Application examples including switches to battery




Fig 11. Clamp 15 (ignition) detection

Fig 12. Switches to battery and ground with cyclic biasing

9. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

T_{amb} = -40 °C to +125 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DD}	supply voltage		-0.5	+6.0	V
I _I	input current	IN[15:0] pins with series resistor and V _I > 5.5 V	[1] -	350	µA
V _I	input voltage	GPI pins IN[15:0]; no series resistor	[1] -0.5	+6	V
		SPI pins	-0.5	+6	V
T _{stg}	storage temperature		-65	+150	°C
T _{j(max)}	maximum junction temperature	operating	-	125	°C

[1] With GPI external series resistors, the inputs support double battery, reverse battery and load dump conditions. During double battery or load dump the input pin will drain slightly higher leakage current until the input drops to 18 V. For more detail of leakage current specification, please refer to [Table 5 "Static characteristics"](#). See [Section 7.4](#) for series resistor requirements.

10. Static characteristics

Table 5. Static characteristics

$V_{DD} = 4.5\text{ V to }5.5\text{ V}$; $V_{SS} = 0\text{ V}$; $T_{amb} = -40\text{ }^{\circ}\text{C to }+125\text{ }^{\circ}\text{C}$; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Supply						
V_{DD}	supply voltage		4.5	5.0	5.5	V
I_{DD}	supply current	$V_{DD} = 5.5\text{ V}$; input = 5 V or 18 V; $INT_EN = V_{DD}$	-	1.0	2.5	μA
V_{POR}	power-on reset voltage		[1] -	1.8	2.2	V
General Purpose Inputs (IN0 to IN15)						
V_{IL}	LOW-level input voltage		[2] -	-	$0.55V_{DD}$	V
V_{IH}	HIGH-level input voltage		$0.8V_{DD}$	-	-	V
V_{hys}	hysteresis voltage		[3] $0.04V_{DD}$	-	-	V
I_I	input current	GPI recommended maximum current; $V_I > 5.5\text{ V}$; with series resistor R_s	[4] -	-	100	μA
I_{IH}	HIGH-level input current	each input; $V_I = V_{DD}$	-1	-	+1	μA
I_{LI}	input leakage current	$V_I = 17\text{ V}$; 100 k Ω series resistor	-1	-	+1	μA
C_i	input capacitance	$V_I = V_{SS}$ or V_{DD}	-	2.0	5.0	pF
Interrupt output (INT)						
I_{OL}	LOW-level output current	$V_{DD} = 4.5\text{ V}$; $V_{OL} = 0.4\text{ V}$	6	-	-	mA
I_{OH}	HIGH-level output current	$V_{OH} = V_{DD}$	-1	-	+1	μA
C_o	output capacitance		-	2	5	pF
SPI and control (SDOUT, SDIN, SCLK, \overline{CS}, INT_EN)						
V_{IL}	LOW-level input voltage		-	-	$0.3V_{DD}$	V
V_{IH}	HIGH-level input voltage		$0.7V_{DD}$	-	5.5	V
I_{IH}	HIGH-level input current	SDIN; $V_I = V_{DD} = 5.5\text{ V}$	-	20	40	μA
I_{OL}	LOW-level output current	SDOUT; $V_{OL} = 0.4\text{ V}$; $V_{DD} = 4.5\text{ V}$	5	-	-	mA
I_{OH}	HIGH-level output current	SDOUT; $V_{OH} = V_{DD} - 0.5\text{ V}$; $V_{DD} = 4.5\text{ V}$	-5	-11	-	mA
C_i	input capacitance	$V_I = V_{SS}$ or V_{DD}	-	2	5	pF
C_o	output capacitance	SDOUT; $\overline{CS} = V_{DD}$	-	4	6	pF

[1] V_{DD} must be lowered to 0.2 V for at least 5 μs in order to reset device.

[2] Minimum V_{IL} is 2.5 V at $V_{DD} = 4.5\text{ V}$.

[3] Minimum V_{hys} is 180 mV at $V_{DD} = 4.5\text{ V}$.

[4] For GPI pin voltages > 5.5 V, see [Section 7.4](#).

11. Dynamic characteristics

Table 6. Dynamic characteristics

$V_{DD} = 4.5\text{ V to }5.5\text{ V}$; $V_{SS} = 0\text{ V}$; $T_{amb} = -40\text{ }^{\circ}\text{C to }+125\text{ }^{\circ}\text{C}$; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{max}	maximum input clock frequency		-	-	5	MHz
t_r	rise time	SDOUT; 10 % to 90 % at 5 V	-	35	60	ns
t_f	fall time	SDOUT; 90 % to 10 % at 5 V	-	25	50	ns
t_{WH}	pulse width HIGH	SCLK	50	-	-	ns
t_{WL}	pulse width LOW	SCLK	50	-	-	ns
$t_{SPILEAD}$	SPI enable lead time	\overline{CS} falling edge to SCLK rising edge	50	-	-	ns
t_{SPILAG}	SPI enable lag time	SCLK falling edge to \overline{CS} rising edge	50	-	-	ns
$t_{su(SDIN)}$	SDIN set-up time	SDIN to SCLK falling edge	20	-	-	ns
$t_{h(SDIN)}$	SDIN hold time	from SCLK falling edge	30	-	-	ns
$t_{en(SDOUT)}$	SDOUT enable time	from \overline{CS} LOW to SDOUT low-impedance; Figure 16	-	-	55	ns
$t_{dis(SDOUT)}$	SDOUT disable time	from rising edge of \overline{CS} to SDOUT high-impedance; Figure 16	-	-	85	ns
$t_v(SDOUT)$	SDOUT valid time	from rising edge of SCLK; Figure 17	-	-	55	ns
$t_{su(SCLK)}$	SCLK set-up time	SCLK falling to \overline{CS} falling	50	-	-	ns
$t_{h(SCLK)}$	SCLK hold time	SCLK rising after \overline{CS} rising	50	-	-	ns
t_{POR}	power-on reset pulse time	time before \overline{CS} is active after $V_{DD} > V_{POR}$	-	-	250	ns
$t_{rel(int)}$	interrupt release time	after \overline{CS} going LOW; Figure 18	-	-	500	ns
$t_v(INT)$	valid time on pin \overline{INT}	after IN_n changes or INT_EN goes HIGH	-	200	800	ns




Fig 13. Timing diagram




Fig 14. AC waveform for t_{POR} timing




Fig 15. AC waveform for INT timing

12. Test information




Fig 16. Test circuitry for enable/disable times, SDOUT ($t_{\text{en}}(\text{SDOUT})$ and $t_{\text{dis}}(\text{SDOUT})$)




Fig 17. Test circuitry for switching times, SDOUT ($t_{\text{v}}(\text{SDOUT})$)




Fig 18. Test circuitry for switching times, $\overline{\text{INT}}$

R_L = load resistance.

C_L = load capacitance includes jig and probe capacitance.

R_T = termination resistance should be equal to the output impedance Z_o of the pulse generators.

13. Package outline

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1




Fig 19. Package outline SOT355-1 (TSSOP24)

HWQFN24: plastic thermal enhanced very very thin quad flat package; no leads;
24 terminals; body 4 x 4 x 0.75 mm

SOT994-1




Fig 20. Package outline SOT994-1 (HWQFN24)

14. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

14.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see [Figure 21](#)) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with [Table 7](#) and [8](#)

Table 7. SnPb eutectic process (from J-STD-020C)


Package thickness (mm)	Package reflow temperature (°C)	
	Volume (mm ³)	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220

Table 8. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm ³)		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see [Figure 21](#).



For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”.

15. Abbreviations

Table 9. Abbreviations

Acronym	Description
ASSP	Application Specific Standard Product
CAN	Controller Area Network
CDM	Charged-Device Model
DUT	Device Under Test
ECU	Electronic Control Unit
ESD	ElectroStatic Discharge
GPI	General Purpose Input
HBM	Human Body Model
HS-CAN	High-Speed Controller Area Network
LIN	Local Interconnect Network
MM	Machine Model
MSB	Most Significant Bit
PCB	Printed-Circuit Board
PPAP	Production Part Approval Process
RC	Resistor-Capacitor network
SBC	System Basis Chip
SPI	Serial Peripheral Interface
μC	microcontroller

16. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PCA9703_1	20100223	Product data sheet	-	-

17. Legal information

17.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

17.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on a weakness or default in the customer application/use or the application/use of customer's third party customer(s) (hereinafter both referred to as "Application"). It is customer's sole responsibility to check whether the NXP Semiconductors product is suitable and fit for the Application planned. Customer has to do all necessary testing for the Application in order to avoid a default of the Application and the product. NXP Semiconductors does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Non-automotive qualified products — Unless the data sheet of an NXP Semiconductors product expressly states that the product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the

product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

18. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

19. Contents

1	General description	1	17.4	Trademarks	26
2	Features	1	18	Contact information	26
3	Applications	2	19	Contents	27
4	Ordering information	2			
5	Block diagram	3			
6	Pinning information	3			
6.1	Pinning	3			
6.2	Pin description	4			
7	Functional description	5			
7.1	SPI bus operation	6			
7.1.1	CS - chip select	6			
7.1.2	SCLK - serial clock input	6			
7.1.3	SDIN - serial data input	6			
7.1.4	SDOUT - serial data output	6			
7.1.5	Register access timing	6			
7.1.6	Software reset operation	7			
7.2	Interrupt output	7			
7.3	Interrupt enable	8			
7.4	General Purpose Inputs	8			
7.4.1	V _{IL} , V _{IH} and switching points	9			
8	Application design-in information	10			
8.1	General application	10			
8.2	Automotive application	10			
8.2.1	SBC wake port extension with cyclic biasing ..	11			
8.2.1.1	UJA106x with PCA9703, standby	11			
8.2.1.2	UJA106x with PCA9703, sleep	12			
8.2.1.3	UJA107x with PCA9703, standby and sleep ..	13			
8.2.2	Application examples including switches to battery	14			
9	Limiting values	14			
10	Static characteristics	15			
11	Dynamic characteristics	16			
12	Test information	18			
13	Package outline	19			
14	Soldering of SMD packages	21			
14.1	Introduction to soldering	21			
14.2	Wave and reflow soldering	21			
14.3	Wave soldering	21			
14.4	Reflow soldering	22			
15	Abbreviations	23			
16	Revision history	24			
17	Legal information	25			
17.1	Data sheet status	25			
17.2	Definitions	25			
17.3	Disclaimers	25			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

founded by

PHILIPS

© NXP B.V. 2010.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 23 February 2010

Document identifier: PCA9703_1