

Smart High-Side Power Switch


with ReverSave™

Four Channels: $4 \times 35 \text{m}\Omega$ Advanced Current Sense

Product Summary

Operating Voltage	$V_{bb(on)}$	4.5 .	40V
	Active channels	one	four parallel
On-state Resistance	R _{on}	$35 m\Omega$	$9m\Omega$
Nominal load current	I _{L(NOM)}	5.4A	11.1A
Current limitation	$I_{L(SCr)}$	21A	21A

Package



General Description

- N channel vertical power MOSFET with charge pump, ground referenced CMOS compatible input and diagnostic feedback, monolithically integrated in Smart SIPMOS[®] technology.
- Fully protected by embedded protection functions

Applications

- μC compatible high-side power switch with diagnostic feedback for 12V and 24V grounded loads
- All types of resistive and capacitve loads
- Most suitable for loads with high inrush currents, so as lamps
- · Replaces electromechanical relays, fuses and discrete circuits

Basic Functions

- Very low standby current
- Improved electromagnetic compatibility (EMC)
- CMOS compatible input
- Stable behaviour at undervoltage
- · Wide operating voltage range


Protection Functions

- Reverse battery protection without external components (ReverSave™)
- Short circuit protection
- Overload protection
- Current limitation
- Thermal shutdown
- Overvoltage protection (not load dump) without external resistor
- Loss of ground protection
- Electrostatic discharge protection (ESD)

Diagnostic Function


 Proportional load current sense (with defined fault signal during thermal shutdown)

Block Diagram





Functional diagram





Pin Definitions and Functions

Pin	Symbol	Function
1, 7, 8, 14, 15, 28	V _{bb}	Positive power supply voltage. Design the wiring for the simultaneous max. short circuit currents from channel 1 to 4 and also for low thermal resistance
4	IN1	Input 1,2, 3,4 activates channel 1,2,3,4 in case
3	IN2	of logic high signal
11	IN3	
10	IN4	
25,26,27	OUT1	Output 1,2,3,4 protected high-side power output
22,23,24	OUT2	of channel 1,23,4. Design the wiring for the
19,20,21	OUT3	max. short circuit current
16,17,18	OUT4	
5	IS1	Diagnostic feedback 1 4 of channel 1 to 4
6	IS2	Providing a sense current, proportional to the
12	IS3	load current
13	IS4	
2	GND1/2	Ground of chip 1 (channel 1,2)
9	GND3/4	Ground of chip 2 (channel 3,4)

Pin configuration

(top view)		
V_{bb}	1 •	28	V_{bb}
GND1/2	2	27	OUT1
IN2	3	26	OUT1
IN1	4	25	OUT1
IS1	5	24	OUT2
IS2	6	23	OUT2
V_{bb}	7	22	OUT2
V_{bb}	8	21	OUT3
GND3/4	9	20	OUT3
IN4	10	19	OUT3
IN3	11	18	OUT4
IS3	12	17	OUT4
IS4	13	16	OUT4
V_{bb}	14	15	V_{bb}



Maximum Ratings at $T_j = 25$ °C unless otherwise specified

Parameter	Symbol	Values	Unit
Supply voltage (overvoltage protection see page 6)	$V_{ m bb}$	43	V
Supply voltage for full short circuit protection $T_{j,\text{start}} = -40 \dots + 150^{\circ}\text{C}$	$V_{ m bb}$	36	V
Load current (Short-circuit current, see page 6)	<i>I</i> ∟	self-limited	Α
Load dump protection ¹⁾ $V_{\text{LoadDump}} = V_{\text{A}} + V_{\text{S}}$, $V_{\text{A}} = 13.5 \text{ V}$ $R_{\text{I}}^{(2)} = 2 \Omega$, $t_{\text{d}} = 400 \text{ ms}$; IN = low or high, each channel loaded with $R_{\text{L}} = 4.7 \Omega$,	V _{Load dump³⁾}	60	V
Operating temperature range	$T_{\rm j}$	-40+150	°C
Storage temperature range	$T_{ m stg}$	-55+150	
Power dissipation (DC) ⁴⁾ $T_a = 25^{\circ}\text{C}$: P _{tot}	3.7	W
(all channels active) $T_a = 85^{\circ}C$:	1.9	
Maximal switchable inductance, single pulse $V_{bb} = 12V$, $T_{j,start} = 150^{\circ}C^{4}$,			
$I_{L} = 4.0 \text{ A}, E_{AS} = 0.8 \text{J}, 0 \Omega$ one channel:	: Z _L	33	mH
$I_L = 6.0 \text{ A}, E_{AS} = 1.0 \text{J}, 0 \Omega$ two parallel channels:	:	37	
$I_L = 9.5 \text{ A}, E_{AS} = 1.5 \text{J}, 0 \Omega$ four parallel channels:	:	64	
see diagrams on page 11			
Electrostatic discharge capability (ESD) IN: (Human Body Model) IS: out to all other pins shorted: acc. MIL-STD883D, method 3015.7 and ESD assn. std. S5.1-1993	V _{ESD}	1.0 4.0 8.0	kV
R=1.5k Ω ; C=100pF			
Input voltage (DC)	V _{IN}	-10 +16	V
Current through input pin (DC)	I _{IN}	±0.3	mA
Current through sense pin (DC)	I _{IS}	±0.3	
see internal circuit diagram page 10			

Supply voltages higher than $V_{bb(AZ)}$ require an external current limit for the GND and status pins (a 75Ω resistor for the GND connection is recommended.

 $^{^{2)}}$ $R_{\rm I}$ = internal resistance of the load dump test pulse generator

³⁾ V_{Load dump} is setup without the DUT connected to the generator per ISO 7637-1 and DIN 40839

Device on 50mm*50mm*1.5mm epoxy PCB FR4 with 6cm² (one layer, 70μm thick) copper area for V_{bb} connection. PCB is vertical without blown air. See page 16



Thermal Characteristics

Parameter and Conditions		Symbol		Values		
		_	min	typ	Max	
Thermal resistance junction - soldering point ^{5)6),} junction - ambient ⁶⁾	each channel:	R _{thjs} R _{thja}			11	K/W
@ 6 cm ² cooling area	one channel active:			40		
	all channels active:			33		

Electrical Characteristics

Parameter and Conditions, each of the four channels	Symbol		Values	;	Unit
at $T_j = -40+150$ °C, $V_{bb} = 12$ V unless otherwise specified		min	typ	Max	-
Load Switching Capabilities and Characteristics					
On-state resistance (V_{bb} to OUT); $I_L = 5 \text{ A}, V_{bb} \ge 7V$					
each channel, $T_j = 25$ °C: $T_j = 150$ °C:	R _{ON}		30 55	35 64	mΩ
two parallel channels, $T_i = 25$ °C: four parallel channels, $T_i = 25$ °C: see diagram, page 12			15 8	18 9	
Nominal load current one channel active: two parallel channels active: four parallel channels active:	I _{L(NOM)}	5.0 6.7 10.5	5.4 7.4 11.1	 	А
Device on PCB ⁶), $T_a = 85^{\circ}\text{C}$, $T_j \le 150^{\circ}\text{C}$					
Output current while GND disconnected, $V_{IN} = 0$,	I _{L(GNDhigh)}			1	mA
see diagram page 11; (not tested specified by design)					
Turn-on time ⁷⁾ IN \int to 90% V_{OUT} :	<i>t</i> on		50	150	μs
Turn-off time IN \square to 10% V_{OUT} :	$t_{ m off}$		120	220	
$R_{\rm L} = 12 \Omega$					
Slew rate on 7)	d V/dt _{on}	0.3		1	V/µs
10 to 30% V_{OUT} , $R_{\text{L}} = 12 \Omega$:					•
Slew rate off ⁷⁾ 70 to 40% V_{OUT} , $R_{\text{L}} = 12 \Omega$:	-d V/dt _{off}	0.15		1	V/μs

⁵⁾ Soldering point: upper side of solder edge of device pin 7,8. See page 16.

⁶⁾ Device on 50mm*50mm*1.5mm epoxy PCB FR4 with 6cm² (one layer, 70μm thick) copper area for V_{bb} connection. PCB is vertical without blown air. See page 16

⁷⁾ See timing diagram on page 13.



Parameter and Conditions, each of the four channels	Symbol	Values			Unit
at T _j = -40+150°C, V_{bb} = 12 V unless otherwise specified		min	typ	Max	
Operating Parameters					
Operating voltage	$V_{ m bb(on)}$	4.5		40	V
Overvoltage protection ⁸⁾ $I_{bb} = 40 \text{ mA}$	V _{bb(AZ)}	41	47	52	V
Standby current ⁹⁾ $T_i = -4025$ °C:	I _{bb(off)}		10	25	μΑ
$V_{IN} = 0$; see diagram page 12 $T_i = 150$ °C:			40	80	·
not tested, specified by design: $T_j = 125$ °C:				25	
Off-State output current $T_i = -4025^{\circ}C$ (included in $I_{bb(off)}$) $V_{IN} = 0$; each channel; $T_j = 150^{\circ}C$	_(0)		1	4 15	μΑ
Operating current, $V_{IN} = 5V$,					
$I_{\text{GND}} = I_{\text{GND1/2}} + I_{\text{GND3/4}},$ one channel on: four channels on:	I _{GND}		1.6 6.0		mA
Protection Functions ¹⁰⁾					
Current limit, (see timing diagrams, page 14)					
Current limit, (see timing diagrams, page 14)	I _{L(lim)}	36	45	58	A
Current limit, (see timing diagrams, page 14) Repetitive short circuit current limit,	I _{L(lim)}	36	45	58	Α
Repetitive short circuit current limit, $T_{i} = T_{it}$ each channel	I _{L(lim)}	36	40	58	A
Repetitive short circuit current limit, $T_{j} = T_{jt}$ each channel two,three or four parallel channels		36 	_		
Repetitive short circuit current limit, $T_{j} = T_{jt} \qquad \text{each channel} \\ \text{two,three or four parallel channels} \\ \text{(see timing diagrams, page 14)}$	I _{L(SCr)}	36 	40 40		Α
Repetitive short circuit current limit, $T_{j} = T_{jt} \qquad \text{each channel two,three or four parallel channels (see timing diagrams, page 14)}$ Initial short circuit shutdown time $T_{j,\text{start}} = 25^{\circ}\text{C}$:		36 	40		
Repetitive short circuit current limit, $T_{j} = T_{jt} \qquad \text{each channel} \\ \text{two,three or four parallel channels} \\ \text{(see timing diagrams, page 14)}$ Initial short circuit shutdown time $T_{j,\text{start}} = 25^{\circ}\text{C}$: $\text{(see timing diagrams on page 14)}$	I _{L(SCr)}	36 	40 40		Α
Repetitive short circuit current limit, $T_j = T_{jt}$ each channel two,three or four parallel channels (see timing diagrams, page 14) Initial short circuit shutdown time $T_{j,start} = 25^{\circ}C$: (see timing diagrams on page 14) Output clamp (inductive load switch off) ¹¹⁾	I _{L(SCr)}	36 	40 40		Α
Repetitive short circuit current limit, $T_{j} = T_{jt} \qquad \text{each channel} \\ \text{two,three or four parallel channels} \\ \text{(see timing diagrams, page 14)}$ Initial short circuit shutdown time $T_{j,\text{start}} = 25^{\circ}\text{C}$: $\text{(see timing diagrams on page 14)}$	I _{L(SCr)}		40 40 4		A

 ΔT_{jt}

Thermal hysteresis

Κ

10

Supply voltages higher than $V_{bb(AZ)}$ require an external current limit for the GND and status pins (a 150 Ω resistor for the GND connection is recommended). See also $V_{ON(CL)}$ in table of protection functions and circuit diagram on page 10.

⁹⁾ Measured with load; for the whole device; all channels off

¹⁰⁾ Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

 $^{^{11)}}$ If channels are connected in parallel, output clamp is usually accomplished by the channel with the lowest $^{
m V}_{
m ON(CL)}$



Parameter and Conditions, each of the four channels	Symbol	Values			Unit	
at T _j = -40+150°C, V_{bb} = 12 V unless otherwise specified		min	typ	Max		
Reverse Battery						
Reverse battery voltage 12)	-V _{bb}			28	V	
On-state resistance with reverse battery $I_L = 2A$; $V_{bb} = 12V$ $T_j = 25$ °C: $T_j = 150$ °C:	R _{on}		45 80	60 120	mΩ	
Input ¹³⁾						
Input resistance (see circuit page 10)	R_{I}	2.5	3.5	6.0	kΩ	
Input turn-on threshold voltage	$V_{IN(T+)}$	1.7		3.2	V	
Input turn-off threshold voltage	$V_{IN(T-)}$	1.5			V	
Input threshold hysteresis	$\Delta V_{\text{IN(T)}}$		0.3		V	
Off state input current $V_{IN} = 0.4 \text{ V}$:	I _{IN(off)}	1		35	μΑ	
On state input current $V_{IN} = 5 \text{ V}$:	I _{IN(on)}	20	50	90	μΑ	

Power dissipation is higher compared to normal operating conditions due to the elevated on-state reistance. The temperature protection and sense functionality is not active during reverse current operation! Input and Status currents have to be limited (see max. ratings page 4 and circuit page 10).

 $^{^{\}rm 13)}$ If ground resistors $\rm R_{\rm GND}$ are used, add the voltage drop across these resistors.



Parameter and Conditions, each of the four channels	Symbol		Values	;	Unit
at $T_j = -40+150$ °C, $V_{bb} = 12$ V unless otherwise specified		min	typ	Max	

Diagnostic Characteristics

Diagnostic Characteristics					
Current sense ratio, static on-condition, kils=IL:Is	k _{ILIS}		5 000		
-40°C $I_L = 10 \text{ A}$: $I_L = 2 \text{ A}$: $I_L = 1 \text{ A}$: $I_L = 1 \text{ A}$: $I_L = 0.5 \text{ A}$:		4575 4100 4200 3580	5000 5000 5200 5800	5425 5900 6200 8080	
$+25^{\circ}$ C $I_{L} = 10 \text{ A}$: $I_{L} = 2 \text{ A}$: $I_{L} = 1 \text{ A}$: $I_{L} = 0.5 \text{ A}$:		4600 4250 4310 3820	4900 4900 5100 5600	5200 5550 6010 7320	
+150°C		4675 4475 4350 4200	4900 4900 5000 5200	5125 5325 5650 6200	
Sense signal in case of fault-conditions ¹⁴⁾	V_{fault}	5.8	6.3	6.9	V
Sense signal delay after thermal shutdown ¹⁵⁾	t _{delay(fault)}			1	ms
Sense current saturation	I _{IS,lim}	4			mA
Current sense output voltage limitation $I_{IS} = 0$, $I_{L} = 5$ A:	$V_{IS(lim)}$	5.8	6.3	6.9	V
Current sense leakage/offset current $V_{\rm IN}$ =0, $V_{\rm IS}$ =0, $I_{\rm L}$ =0: $V_{\rm IN}$ =5 V, $V_{\rm IS}$ =0, $I_{\rm L}$ =0:	I _{IS(LL)} I _{IS(LH)}	 	 2.5	1	μА
Current sense settling time to $I_{IS \text{ static}} \pm 10\%$ after positive input slope, $I_{L} = 0$ 5 A, (not tested, specified by design)	t _{son(IS)}			300	μs
Internal output pull down only active in off-state	R_0		7		kΩ

¹⁴⁾ In the case of current limitation or thermal shutdown the sense signal is no longer a current proportional to the load current, but a fixed voltage of typ. 5 V.

In the case of thermal shutdown the V_{fault} signal remains for $t_{delay(fault)}$ longer than the restart of the switch (see diagram on page 15).



Truth Table

	Input level	Output level	Current Sense IIS
Normal	L	L	0
Operation	Н	Н	nominal
Current- Limitation ¹⁶⁾	Н	Н	\mathbf{V}_{fault}
Short circuit to GND	L H	ΙЦ	0 V _{fault}
Overtemperature	L H	اـ اـ	0 V _{fault}
Short circuit to Vbb	L H	ΗH	0 <nominal 17)<="" td=""></nominal>
Open load	L H	Z H	0
Negative output Voltage clamp	L	L	0


L = "Low" Level X = don't care

Z = high impedance, potential depends on external circuit

H = "High" Level $V_{tault} = 5V$ typ, constant voltage independent of external used sense resistor.

Parallel switching of channels is possible by connecting the inputs and outputs in parallel. The current sense outputs have to be connected with a single sense resistor.

Terms



Leadframe (V_{bb}) is connected to pin 1, 7, 8, 14, 15, 28


.

¹⁶⁾ Current limitation is only possible while the device is switched on.

Low ohmic short to $V_{
m bb}$ may reduce the output current $I_{
m L}$ and therefore also the sense current $I_{
m IS}$.




Input circuit (ESD protection), IN1 to IN4



The use of ESD zener diodes as voltage clamp at DC conditions is not recommended.


Sense output

Normal operation: $I_S = I_L / k_{ILIS}$ $V_{IS} = I_S * R_{IS}$; $R_{IS} = 1 k\Omega$ nominal $R_{IS} > 500\Omega$




ESD-Zener diode: V_{ESD} = 6.1 V typ., max 14 mA;

Operation under fault condition so as thermal shut down or current limitation




V_{fault} = 6V typ V_{fault} < VESD under all conditions


Overvoltage output clamp, OUT1 or OUT2



VON clamped to VON(CL) = 21 V typ.


Overvoltage protection of logic part





 V_{Z1} = 6.1 V typ., V_{Z2} = 47 V typ., R_I = 3.5 k Ω typ., R_{GND} = 75 Ω

Reverse battery protection




 $R_{\text{GND}} = 75 \ \Omega$, $R_{\text{I}} = 3.5 \ \text{k}\Omega$ typ,

In case of reverse battery the channel of the MOSFET is turned on.

Temperature protection and sense functionality is not active during inverse current operation.




GND disconnect



Any kind of load. In case of IN = high is $V_{OUT} \approx V_{IN} - V_{IN}(T_+)$. Due to $V_{GND} > 0$, no $V_{ST} = low$ signal available.


V_{bb} disconnect with energized inductive load



For inductive load currents up to the limits defined by Z_L (max. ratings and diagram on page 11) each switch is protected against loss of V_{bb} .

Consider at your PCB layout that in the case of Vbb disconnection with energized inductive load all the load current flows through the GND connection.

Inductive load switch-off energy dissipation



Energy stored in load inductance:

$$E_L = \frac{1}{2} \cdot L \cdot I_1^2$$

While demagnetizing load inductance, the energy dissipated in PROFET is


$$E_{AS} = E_{bb} + E_L - E_R = V_{ON(CL)} \cdot i_L(t) dt,$$

with an approximate solution for $R_L > 0 \Omega$:

$$E_{\text{AS}} = \frac{I_{\text{L}} \cdot L}{2 \cdot R_{\text{L}}} \left(V_{\text{bb}} + |V_{\text{OUT(CL)}}| \right) \ ln \left(1 + \frac{I_{\text{L}} \cdot R_{\text{L}}}{|V_{\text{OUT(CL)}}|} \right)$$

Maximum allowable load inductance for a single switch off (one channel)⁴⁾


$$L = f(I_L)$$
; T_{j,start} = 150°C, V_{bb} = 12 V, R_L = 0 Ω






Typ. on-state resistance

 $R_{ON} = f(V_{bb}, T_j); I_L = 2 A, IN = high$



Typ. standby current


 $I_{bb(off)} = f(T_j); V_{bb} = 9...34 \text{ V}, IN1,2,3,4 = low$





Functionality diagrams

All diagrams are shown for chip 1 (channel 1/2). For chip 2 (channel 3/4) the diagrams are valid too. The channels 1 and 2, respectively 3 and 4, are symmetric and consequently the diagrams are valid for each channel as well as for permuted channels



The sense signal is not valid during settling time after turn on or change of load current.

Figure 1b: V_{bb} turn on: \uparrow IN





Figure 1c: Behaviour of sense output: Sense current (I_S) and sense voltage (V_S) as

function of load current dependent on the sense resistor


Shown is V_S and I_S for three different sense resistors. Curve 1 refers to a low resistor, curve 2 to a medium-sized resistor and curve 3 to a big resistor. Note, that the sense resistor may not fall short of a minimum value of 500Ω .



$$\begin{split} I_S &= I_L \: / \: k_{ILIS} \\ V_{IS} &= I_S \: ^\star \: R_{IS}; \: R_{IS} = 1 \: k\Omega \text{ nominal} \\ R_{IS} &> 500\Omega \end{split}$$



Figure 2a: Switching a lamp:



The initial peak current should be limited by the lamp and not by the current limit of the device.

Figure 2b: Switching a lamp with current limit: The behaviour of IS and VS is shown for a resistor, which refers to curve 1 in figure 1c





Figure 3a: Short circuit:

shut down by overtempertature, reset by cooling



Heating up may require several milliseconds, depending on external conditions

 $I_{LL(lim')} = 50$ A typ. increases with decreasing temperature.

Figure 3b: Turn on into short circuit: shut down by overtemperature, restart by cooling (two parallel switched channels 1 and 2)






Figure 4a: Overtemperature:

Reset if $T_i < T_{it}$

The behaviour of IS and VS is shown for a resistor, which refers to curve 1 in figure 1c




Figure 6a: Current sense versus load current:





Figure 6b: Current sense ratio 18):




¹⁸⁾ This range for the current sense ratio refers to all devices. The accuracy of the $k_{\rm LLS}$ can be raised at least by a factor of two by calibrating the value of $k_{\rm LLS}$ for every single device.




Package and Ordering Code

Standard: P-DSO-28-16


Sales Code	BTS 737 S2
Ordering Code	Q67060-S7017



Definition of soldering point with temperature T_s: upper side of solder edge of device pin 15.



Printed circuit board (FR4, 1.5mm thick, one layer $70\mu m$, $6cm^2$ active heatsink area) as a reference for max. power dissipation P_{tot} , nominal load current $I_{L(NOM)}$ and thermal resistance R_{thia}



Published by Infineon technologies AG, Bereich Bauelemente, Vertrieb, Produkt-Information, Balanstraße 73, D-81541 München

Infineon technologies AG 2001. All Rights Reserved

As far as patents or other rights of third parties are concerned, liability is only assumed for components per se, not for applications, processes and circuits implemented within components or assemblies. The information describes a type of component and shall not be considered as warranted characteristics. The characteristics for which SIEMENS grants a warranty will only be specified in the purchase contract. Terms of delivery and rights to change design reserved. For questions on technology, delivery and prices please contact the Offices of Semiconductor Group in Germany or the Siemens Companies and Representatives woldwide (see address list). Due to technical requirements components may contain dangerous substances. For information on the type in question please contact your nearest Infineon technologies AG Office, Semiconductor Group. Siemens AG is an approved CECC manufacturer.

Packing: Please use the recycling operators known to you. We can also help you - get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport. For packing material that is returned to us unsorted or which we are not obliged to accept we shall have to invoice you for any costs incurred.

Components used in life-support devices or systems must be expressly authorised for such purpose! Critical components ¹⁹⁾ of the Semiconductor Group of Infineon technologies AG, may only be used in life supporting devices or systems ²⁰⁾ with the express written approval of the Semiconductor Group of Infineon technologies AG.

Infineon technologies

¹⁹⁾ A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.

²⁰⁾ Life support devices or systems are intended (a) to be implanted in the human body or (b) support and/or maintain and sustain and/or protect human life. If they fail, it is reasonably to assume that the health of the user or other persons may be endangered.