1M x 16 SDRAM

512K x 16bit x 2 Banks Synchronous DRAM LVTTL

> Revision 1.1 Jan 2003

Samsung Electronics reserves the right to change products or specification without notice.



512K x 16Bit x 2 Banks Synchronous DRAM

FEATURES

- · 3.3V power supply
- · LVTTL compatible with multiplexed address
- · Dual banks operation
- MRS cycle with address key programs
 - -. CAS Latency (2 & 3)
 - -. Burst Length (1, 2, 4, 8 & full page)
 - -. Burst Type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Burst Read Single-bit Write operation
- · DQM for masking
- · Auto & self refresh
- 15.6us refresh duty cycle (2K/32ms)


GENERAL DESCRIPTION

The K4S161622E is 16,777,216 bits synchronous high data rate Dynamic RAM organized as 2 x 524,288 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

ORDERING INFORMATION

Part NO.	MAX Freq.	Interface	Package
K4S161622E-TC55	183MHz		
K4S161622E-TC60	166MHz		50
K4S161622E-TC70	143MHz	LVTTL	50 TSOP(II)
K4S161622E-TC80	125MHz		
K4S161622E-TC10	100MHz		

FUNCTIONAL BLOCK DIAGRAM



^{*} Samsung Electronics reserves the right to change products or specification without notice.



PIN CONFIGURATION (TOP VIEW)

VDD	
-----	--

PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System Clock	Active on the positive going edge to sample all inputs.
CS	Chip Select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and L(U)DQM
CKE	Clock Enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A10/AP	Address	Row / column addresses are multiplexed on the same pins. Row address : RA0 ~ RA10, column address : CA0 ~ CA7
ВА	Bank Select Address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row Address Strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	Column Address Strobe	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
WE	Write Enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
L(U)DQM	Data Input/Output Mask	Makes data output Hi-Z, tshz after the clock and masks the output. Blocks data input when L(U)DQM active.
DQ0 ~ 15	Data Input/Output	Data inputs/outputs are multiplexed on the same pins.
VDD/Vss	Power Supply/Ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data Output Power/Ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No Connection/ Reserved for Future Use	This pin is recommended to be left No Connection on the device.



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin, Vout	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	VDD, VDDQ	-1.0 ~ 4.6	V
Storage temperature	Тѕтс	-55 ~ +150	°C
Power dissipation	Po	1	W
Short circuit current	los	50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = 0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	Vdd, Vddq	3.0	3.3	3.6	V	
Input logic high votlage	VIH	2.0	3.0	VDDQ+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	Voн	2.4	-	-	V	Iон = -2mA
Output logic low voltage	Vol	-	-	0.4	V	IoL = 2mA
Input leakage current	ILI	-10	-	10	uA	3

Note: 1. VIH (max) = 5.6V AC. The overshoot voltage duration is $\leq 3ns$.

- 2. VIL (min) = -2.0V AC. The undershoot voltage duration is \leq 3ns.
- 3. Any input $0V \le VIN \le VDDQ$.

Input leakage currents include HI-Z output leakage for all bi-directional buffers with Tri-State outputs.

CAPACITANCE (VDD = 3.3V, TA = $23^{\circ}C$, f = 1MHz, VREF = $1.4V \pm 200 \text{ mV}$)

Pin	Symbol	Min	Max	Unit
Clock	Cclk	2	4	pF
RAS, CAS, WE, CS, CKE, L(U)DQM	CIN	2	4	pF
Address	Cadd	2	4	pF
DQ0 ~ DQ15	Соит	3	5	pF

DECOUPLING CAPACITANCE GUIDE LINE

Recommended decoupling capacitance added to power line at board.

Parameter	Symbol	Value	Unit
Decoupling Capacitance between VDD and Vss	CDC1	0.1 + 0.01	uF
Decoupling Capacitance between VDDQ and VssQ	CDC2	0.1 + 0.01	uF

Note: 1. VDD and VDDQ pins are separated each other.

All VDD pins are connected in chip. All VDDQ pins are connected in chip.

2. Vss and Vssq pins are separated each other

All Vss pins are connected in chip. All Vssq pins are connected in chip.



DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, TA = 0 to $70^{\circ}C$)


Parameter	Cumb al	Test Condition	CAS		٧	ersio	n		Unit	Note
Parameter	Symbol	rest Condition	Latency	-55	-60	-70	-80	-10	Unit	Note
Operating Current		Burst Length =1	3	120	115	105	95	85		_
(One Bank Active)	ICC1	trc≥trc(min) Io = 0 mA	2	-	-	95	95	80	mA	2
Precharge Standby Current	ICC2P	CKE≤ViL(max), tcc = 15ns				2		•	mΛ	
in power-down mode	ICC2PS	CKE & CLK≤VIL(max), tcc = ∞				2			IIIA	
Precharge Standby Current	ICC2N	CKE≥VIH(min), CS≥VIH(min), tcc = 15r Input signals are changed one time du				15			mΛ	
in non power-down mode	ICC2NS	CKE≥VIH(min), CLK≤VIL(max), tcc = ∞ Input signals are stable		5					IIIA	
Active Standby Current	ІссзР	CKE≤VIL(max), tcc = 15ns				mΔ				
in power-down mode	Icc3PS	CKE & CLK≤VIL(max), tcc = ∞	3					IIIA		
Active Standby Current in non power-down mode	ICC3N	CKE≥VIH(min), CS≥VIH(min), tcc = 15r Input signals are changed one time du		25					mA	
(One Bank Active)	Icc3NS	CKE≥VIH(min), CLK≤VIL(max), tcc = ∞ Input signals are stable				15			mA - mA	
Operating Current	loo	lo = 0 mA	3	155	150	140	130	115	^	2
(Burst Mode)	ICC4	Page Burst 2Banks Activated tccd = 2CLKs	2	-	- 1	115	115	100	mA	2
Pofrach Current	loor	tpo>tpo/min)	3	105	100	90	90	80	mΛ	3
Refresh Current	ICC5	tRC≥tRC(min)	2	-	-	90	90	80	IIIA	3
Self Refresh Current	ICC6	CKE≤0.2V		1					mA	4

Note: 1. Unless otherwise notes, Input level is CMOS(VIH/VIL=VDDQ/VSSQ) in LVTTL.

- 2. Measured with outputs open. Addresses are changed only one time during tcc(min).
- 3. Refresh period is 32ms. Addresses are changed only one time during tcc(min).
- 4. K4S161622E-TC**

AC OPERATING TEST CONDITIONS (VDD = 3.3V±0.3V, TA = 0 to 70°C)

Parameter	Value	Unit
Input levels (Vih/Vil)	2.4 / 0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr / tf = 1 / 1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC Output Load Circuit

(Fig. 2) AC Output Load Circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Doromotor		Cumbal					Vers	ion					l lmi4	Note
Parameter		Symbol	-55		-60		-70		-80		-10		Unit	Note
CAS Latency		CL	3	2	3	2	3	2	3	2	3	2	CLK	
CLK cycle time		tCC(min)	5.5	10	6	10	7	10	8	10	10	12	ns	
Row active to row active de	lay	tRRD(min)					2	<u> </u>					CLK	1
RAS to CAS delay		tRCD(min)	3	3	3	2	3	2	3	2	2	2	CLK	1
Row precharge time		tRP(min)	3	3	3	2	3	2	3	2	2	2	CLK	1
Row active time		tRAS(min)	7	7	7	5	7	5	6	5	5	4	CLK	1
		tRAS(max)		100							us			
Row cycle time		tRC(min)	10	10	10	7	10	7	9	7	7	6	CLK	1
Last data in to row precharg	e	tRDL(min)	1									CLK	2, 5	
Last data in to new col.addr	ess delay	tCDL(min)	1									CLK	2	
Last data in to burst stop		tBDL(min)	1									CLK	2	
Col. address to col. address	delay	tCCD(min)	1									CLK		
Mode Register Set cycle time tMRS(mir		tMRS(min)	2									CLK		
Number of valid output	CAS Lat	ency=3					2)						4
data	CAS Lat	ency=2					1						ea	4

Notes: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer. Refer to the following clock unit based AC conversion table



Barrantar	Symbol	mbol Version					l lmit	
Parameter		-55	-60	-70	-80	-10	Unit	
CLK cycle time	tCC(min)	5.5	6	7	8	10	ns	
Row active to row active delay	tRRD(min)	11	12	14	16	20	ns	
RAS to CAS delay	tRCD(min)	16.5	18	20	20	20	ns	
Row precharge time	tRP(min)	16.5	18	20	20	20	ns	
Row active time	tRAS(min)	38.5	42	49	48	48	ns	
	tRAS(max)		100					
Row cycle time	tRC(min)	55	60	69	70	70	ns	

- 2. Minimum delay is required to complete write.
- 3. All parts allow every cycle column address change.
- 4. In case of row precharge interrupt, auto precharge and read burst stop.
- 5. Also, supported tRDL=2CLK for 60 part which is distinguished by bucket code "J". From the next generation, tRDL will be only 2CLK for every clock frequency.

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Poro	meter	Symbol	-5	55	-6	60	-7	70	-80		-10		Unit	Note
Fara	meter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Onit	Note
CLK cycle time	CAS Latency=3	tcc	5.5	1000	6	1000	7	1000	8	1000	10	1000	ne	1
	CAS Latency=2	icc	-	1000	-	1000	10	1000	10	1000	12	1000	ns	'
CLK to valid	CAS Latency=3	tsac	-	5	-	5.5	-	5.5	-	6	-	6	ns	1, 2
output delay	CAS Latency=2	ISAC	-	6	-	6	-	6	-	6	-	8	115	1, 2
Output data		tон	2	-	2.5	-	2.5	-	2.5	-	2.5	-	ns	2
CLK high pulse	CAS Latency=3	tch	2		2.5		3	-	3	-	3.5	-	ns	3
width	CAS Latency=2		3	_	3	-								
CLK low pulse	CAS Latency=3	10.	2		2.5		3	_	3		3.5	-	ns	3
width	CAS Latency=2	tCL	3	_	3	-	3	-	3	-				
Input setup time	CAS Latency=3	tss	1.5	_	1.5	_	1.75	_	2	_	2.5		ns	3
input setup time	CAS Latency=2	155	2		2		2	_		_	2.5	-	ns	3
Input hold time		tsH	1	-	1	-	1	-	1	-	1	-	ns	3
CLK to output in L	ow-Z	tslz	1	-	1	-	1	-	1	-	1	-	ns	2
CLK to output	CAS Latency=3	tshz	-	5	-	5.5	-	5.5	-	6	-	6	ns	
in Hi-Z	CAS Latency=2	ISHZ	-	6	-	6	-	6	-	6	-	8	115	

Note: 1. Parameters depend on programmed CAS latency.

- 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
- 3. Assumed input rise and fall time (tr & tf)=1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.



SIMPLIFIED TRUTH TABLE

C	OMMAND		CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	ВА	A10/AP	A9~ A0	Note
Register	Mode Regis	ster Set	Н	Х	L	L	L	L	Х		OP COD	Ε	1, 2
	Auto Refres	uto Refresh		Н	L	L	L	Н	Х	X			3
Refresh		Entry	Н	L	_	_	_		^	^			3
Kellesii	Self Refresh	Exit	L	Н	L	Н	Н	Н	Х		Х		3
		LXII	_	11	Н	Х	Х	Х	^		^		3
Bank Active & Roy	w Addr.		Н	Х	L	L	Н	Н	Х	٧	Row A	ddress	
Read &	Auto Precha	arge Disable	Н	Х	L	н	L	Н	X	V	L	Column Address	4
Column Address	Auto Precha	11	^	_	11	_	''	^	٧	Η	(A0~A7)	4, 5	
Write &	Auto Precha	Н	Х	L	Н	L	L	Х	V	L	Column Address	4	
Column Address	Auto Precha		Λ	_		_	_	Λ	٧	Н	(A0~A7)	4, 5	
Burst Stop			Н	Х	L	Н	Н	L	Х		Х		6
Precharge	Bank Select	tion	Н	Х	L	L	Н	L	X	V	L	Х	
rrecharge	Both Banks			Λ	_	_		_	Λ	Χ	Н	χ	
		Entry	Н	L	Н	Х	Х	Х	X				
Clock Suspend or Active Power Dow		Litty		_	L	V	V	V	Λ		X		
		Exit	L	Н	Х	Х	Х	Х	Χ				
		Entry	Н	L	Н	Х	Х	Х	Х				
Precharge Power	Down Mode	Lintry		_	L	Н	Н	Н	Λ		Х		
-		Exit	L	Н	Н	Х	Х	Х	X		χ		
			_	''	L	V	V	V	^				
DQM			Н			Χ			V		Х		7
No Operation Con	No Operation Command			Х	Н	Х	Х	Х	Х		Х		
140 Operation Con	No Operation Command			^_	L	Н	Н	Н	^				

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

Note: 1. OP Code: Operand Code

A0 ~ A10/AP, BA: Program keys. (@MRS)

2. MRS can be issued only at both banks precharge state.

A new command can be issued after 2 clock cycle of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at both banks precharge state.

4. BA: Bank select address.

If "Low" at read, write, row active and precharge, bank A is selected.

If "High" at read, write, row active and precharge, bank B is selected.

If A10/AP is "High" at row precharge, BA is ignored and both banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the assoiated bank can be issued at $\ensuremath{\mathsf{RP}}$ after the end of burst.

- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at positive going edge of a CLK masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)



MODE REGISTER FIELD TABLE TO PROGRAM MODES

Register Programmed with MRS

Address	BA	A10/AP	A 9	A8	A7	A6	A 5	A4	Аз	A2	A1	A ₀
Function	RFU	RFU	W.B.L	Т	M	C	AS Laten	су	BT	В	urst Lengt	h

	Test Mode			CAS Latency			Bu		Burst Length				
A8	A7 Type		A6	A ₅	A4	Latency	Аз	Аз Туре		A1	A ₀	BT = 0	BT = 1
0	0	Mode Register Set	0	0	0	Reserved	0	Sequential	0	0	0	1	1
0	1	Reserved	0	0	1	-	1	Interleave	0	0	1	2	2
1	0 Reserved		0	1	0	2			0	1	0	4	4
1	1	Reserved	0	1	1	3			0	1	1	8	8
	Write	Burst Length	1	0	0	Reserved			1	0	0	Reserved	Reserved
A 9	Length		1	0	1	Reserved			1	0	1	Reserved	Reserved
0	Burst		1	1	0	Reserved			1	1	0	Reserved	Reserved
1	Single Bit		1	1	1	Reserved			1	1	1	Full Page	Reserved

Full Page Length: x4 (1024), x8 (512), x16 (256)

POWER UP SEQUENCE

SDRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

- 1. Apply power and start clock. Must maintain CKE= "H", DQM= "H" and the other pins are NOP condition at the inputs.
- 2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 3. Issue precharge commands for all banks of the devices.
- 4. Issue 2 or more auto-refresh commands.
- 5. Issue a mode register set command to initialize the mode register.
- cf.) Sequence of 4 & 5 is regardless of the order.

The device is now ready for normal operation.

Note: 1. If A9 is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.

2. RFU (Reserved for future use) should stay "0" during MRS cycle.



BURST SEQUENCE (BURST LENGTH = 4)

Initial A	Address		Sogu	ential		Interleave					
A1	A ₀		Sequ	Cilliai			inten	eave			
0	0	0	1	2	3	0	1	2	3		
0	1	1	2	3	0	1	0	3	2		
1	0	2	3	0	1	2	3	0	1		
1	1	3	3 0 1 2 3 2 1								

BURST SEQUENCE (BURST LENGTH = 8)

lni	tial Addre	ess		Sequential								Interleave						
A2	A1	Ao				Sequ	Cilliai				meneave							
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0



DEVICE OPERATIONS

CLOCK (CLK)

The clock input is used as the reference for all SDRAM operations. All operations are synchronized to the positive going edge of the clock. The clock transitions must be monotonic between VIL and VIH. During operation with CKE high all inputs are assumed to be in a valid state (low or high) for the duration of set-up and hold time around positive edge of the clock in order to function well Q perform and Icc specifications.

CLOCK ENABLE (CKE)

The clock enable(CKE) gates the clock onto SDRAM. If CKE goes low synchronously with clock (set-up and hold time are the same as other inputs), the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. All other inputs are ignored from the next clock cycle after CKE goes low. When all banks are in the idle state and CKE goes low synchronously with clock, the SDRAM enters the power down mode from the next clock cycle. The SDRAM remains in the power down mode ignoring the other inputs as long as CKE remains low. The power down exit is synchronous as the internal clock is suspended. When CKE goes high at least "1CLK + tss" before the high going edge of the clock, then the SDRAM becomes active from the same clock edge accepting all the input commands.

BANK ADDRESS (BA)

: In case x 4

This SDRAM is organized as two independent banks of 2,097,152 words x 4 bits memory arrays. The BA input is latched at the time of assertion of \overline{RAS} and \overline{CAS} to select the bank to be used for the operation. The bank select BA is latched at bank active, read, write, mode register set and precharge operations.

: In case x 8

This SDRAM is organized as two independent banks of 1,048,576 words x 8 bits memory arrays. The BA input is latched at the time of assertion of \overline{RAS} and \overline{CAS} to select the bank to be used for the operation. The bank select BA is latched at bank active, read, write, mode register set and precharge operations.

: In case x 16

This SDRAM is organized as two independent banks of 524,288 words x 16 bits memory arrays. The BA input is latched at the time of assertion of \overline{RAS} and \overline{CAS} to select the bank to be used for the operation. The bank select BA is latched at bank active, read, write, mode register set and precharge operations.

ADDRESS INPUTS (A0 ~ A10/AP)

: In case x 4

The 21 address bits are required to decode the 2,097,152 word locations are multiplexed into 11 address input pins (A0 \sim A10/ AP). The 11 bit row addresses are latched along with \overline{RAS} and BA during bank activate command. The 10 bit column addresses are latched along with \overline{CAS} , WE and BA during read or write command.

: In case x 8

The 20 address bits are required to decode the 1,048,576 word locations are multiplexed into 11 address input pins (A0 \sim A10/ AP). The 11 bit row addresses are latched along with \overline{RAS} and BA during bank activate command. The 9 bit column addresses are latched along with $\overline{CAS}, \ \overline{WE}$ and BA during read or write command.

: In case x 16

The 19 address bits are required to decode the 524,288 word locations are multiplexed into 11 address input pins (A0 \sim A10/ AP). The 11 bit row addresses are latched along with \overline{RAS} and BA during bank activate command. The 8 bit column addresses are latched along with \overline{CAS} , \overline{WE} and BA during read or write command.

NOP and DEVICE DESELECT

When $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ are high, the SDRAM performs no operation (NOP). NOP does not initiate any new operation, but is needed to complete operations which require more than single clock cycle like bank activate, burst read, auto refresh, etc. The device deselect is also a NOP and is entered by asserting $\overline{\text{CS}}$ high. $\overline{\text{CS}}$ high disables the command decoder so that $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and all the address inputs are ignored.

POWER-UP

SDRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

- 1. Apply power and start clock. Must maintain CKE= "H", DQM= "H" and the other pins are NOP condition at the inputs.
- Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 3. Issue precharge commands for both banks of the devices.
- 4. Issue 2 or more auto-refresh commands.
- 5. Issue a mode register set command to initialize the mode register
- cf.) Sequence of 4 & 5 is regardless of the order. The device is now ready for normal operation.



DEVICE OPERATIONS (Continued)

MODE REGISTER SET (MRS)

The mode register stores the data for controlling the various operating modes of SDRAM. It programs the CAS latency, burst type, burst length, test mode and various vendor specific options to make SDRAM useful for variety of different applications. The default value of the mode register is not defined, therefore the mode register must be written after power up to operate the SDRAM. The mode register is written by asserting low on \overline{CS} , RAS, CAS and WE (The SDRAM should be in active mode with CKE already high prior to writing the mode register). The state of address pins A₀ ~ A₁₀/AP and BA in the same cycle as \overline{CS} , RAS, CAS and WE going low is the data written in the mode register. Two clock cycles is required to complete the write in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. The mode register is divided into various fields depending on the fields of functions. The burst length field uses A0 ~ A2, burst type uses A3, CAS latency (read latency from column address) uses A4 ~ A6, vendor specific options or test mode use A7 ~ A8, A10/AP and BA. The write burst length is programmed using A9. A7 ~ A8, A10/AP, BA must be set to low for normal SDRAM operation. Refer to the table for specific codes for various burst length, burst type and CAS latencies.

BANK ACTIVATE

The bank activate command is used to select a random row in an idle bank. By asserting low on RAS and CS with desired row and bank address, a row access is initiated. The read or write operation can occur after a time delay of tRCD(min) from the time of bank activation. tRCD is an internal timing parameter of SDRAM, therefore it is dependent on operating clock frequency. The minimum number of clock cycles required between bank activate and read or write command should be calculated by dividing tRCD(min) with cycle time of the clock and then rounding off the result to the next higher integer. The SDRAM has two internal banks in the same chip and shares part of the internal circuitry to reduce chip area, therefore it restricts the activation of two banks simultaneously. Also the noise generated during sensing of each bank of SDRAM is high, requiring some time for power supplies to recover before the other bank can be sensed reliably. tRRD(min) specifies the minimum time required between activating different bank. The number of clock cycles required between different bank activation must be calculated similar to trcd specification. The minimum time required for the bank to be

active to initiate sensing and restoring the complete row of dynamic cells is determined by tras(min). Every SDRAM bank activate command must satisfy tras(min) specification before a precharge command to that active bank can be asserted. The maximum time any bank can be in the active state is determined by tras(max). The number of cycles for both tras(min) and tras(max) can be calculated similar to trace specification.

BURST READ

The burst read command is used to access burst of data on consecutive clock cycles from an active row in an active bank. The burst read command is issued by asserting low on $\overline{\text{CS}}$ and $\overline{\text{CAS}}$ with WE being high on the positive edge of the clock. The bank must be active for at least tRCD(min) before the burst read command is issued. The first output appears in CAS latency number of clock cycles after the issue of burst read command. The burst length, burst sequence and latency from the burst read command is determined by the mode register which is already programmed. The burst read can be initiated on any column address of the active row. The address wraps around if the initial address does not start from a boundary such that number of outputs from each I/O are equal to the burst length programmed in the mode register. The output goes into high-impedance at the end of the burst, unless a new burst read was initiated to keep the data output gapless. The burst read can be terminated by issuing another burst read or burst write in the same bank or the other active bank or a precharge command to the same bank. The burst stop command is valid at every page burst length.

BURST WRITE

The burst write command is similar to burst read command and is used to write data into the SDRAM on consecutive clock cycles in adjacent addresses depending on burst length and burst sequence. By asserting low on $\overline{\text{CS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ with valid column address, a write burst is initiated. The data inputs are provided for the initial address in the same clock cycle as the burst write command. The input buffer is deselected at the end of the burst length, even though the internal writing can be completed yet. The writing can be completed by issuing a burst read and DQM for blocking data inputs or burst write in the same or another active bank. The burst stop command is valid at every burst length. The write burst can also be terminated by using DQM for blocking data and procreating the bank trdl after the last data input to be written into the active row. See DQM OPERATION also.



DEVICE OPERATIONS (Continued)

DQM OPERATION

The DQM is used to mask input and output operations. It works similar to $\overline{\text{OE}}$ during read operation and inhibits writing during write operation. The read latency is two cycles from DQM and zero cycle for write, which means DQM masking occurs two cycles later in read cycle and occurs in the same cycle during write cycle. DQM operation is synchronous with the clock. The DQM signal is important during burst interruptions of write with read or precharge in the SDRAM. Due to asynchronous nature of the internal write, the DQM operation is critical to avoid unwanted or incomplete writes when the complete burst write is not required. Please refer to DQM timing diagram also.

PRECHARGE

The precharge operation is performed on an active bank by asserting low on $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{WE}}$ and A₁₀/AP with valid BA of the bank to be precharged. The precharge command can be asserted anytime after tras(min) is satisfied from the bank active command in the desired bank. trp is defined as the minimum number of clock cycles required to complete row precharge is calculated by dividing trp with clock cycle time and rounding up to the next higher integer. Care should be taken to make sure that burst write is completed or DQM is used to inhibit writing before precharge command is asserted. The maximum time any bank can be active is specified by tras(max). Therefore, each bank activate command. At the end of precharge, the bank enters the idle state and is ready to be activated again. Entry to Power down, Auto refresh, Self refresh and Mode register set etc. is possible only when both banks are in idle state.

AUTO PRECHARGE

The precharge operation can also be performed by using auto precharge. The SDRAM internally generates the timing to satisfy tras(min) and "trp" for the programmed burst length and $\overline{\text{CAS}}$ latency. The auto precharge command is issued at the same time as burst read or burst write by asserting high on A10/AP. If burst read or burst write by asserting high on A10/AP, the bank is left active until a new command is asserted. Once auto precahrge command is given, no new commands are possible to that particular bank until the bank achieves idle state.

BOTH BANKS PRECHARGE

Both banks can be precharged at the same time by using precharge all command. Asserting low on $\overline{\text{CS}}$, $\overline{\text{RAS}}$, and $\overline{\text{WE}}$ with high on A10/AP after both banks have satisfied tras(min) requirement, performs precharge on both banks. At the end of transfer performing precharge to all the banks, both banks are in idle state.

AUTO REFRESH

The storage cells of SDRAM need to be refreshed every 32ms to maintain data. An auto refresh cycle accomplishes refresh of a single row of storage cells. The internal counter increments automatically on every auto refresh cycle to refresh all the rows. An auto refresh command is issued by asserting low on \overline{CS} , RAS and CAS with high on CKE and WE. The auto refresh command can only be asserted with both banks being in idle state and the device is not in power down mode (CKE is high in the previous cycle). The time required to complete the auto refresh operation is specified by tRFC(min). The minimum number of clock cycles required can be calculated by driving tRFC with clock cycle time and them rounding up to the next higher integer. The auto refresh command must be followed by NOP's until the auto refresh operation is completed. Both banks will be in the idle state at the end of auto refresh operation. The auto refresh is the preferred refresh mode when the SDRAM is being used for normal data transactions. The auto refresh cycle can be performed once in 15.6us or a burst of 2048 auto refresh cycles once in 32ms.

SELF REFRESH

The self refresh is another refresh mode available in the SDRAM. The self refresh is the preferred refresh mode for data retention and low power operation of SDRAM. In self refresh mode, the SDRAM disables the internal clock and all the input buffers except CKE. The refresh addressing and timing are internally generated to reduce power consumption.


The self refresh mode is entered from both banks idle state by asserting low on $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and CKE with high on $\overline{\text{WE}}$. Once the self refresh mode is entered, only CKE state being low matters, all the other inputs including the clock are ignored in order to remain in the self refresh mode.

The self refresh is exited by restarting the external clock and then asserting high on CKE. This must be followed by NOP's for a minimum time of trec before the SDRAM reaches idle state to begin normal operation. If the system uses burst auto refresh during normal operation, it is recommended to use burst 2048 auto refresh cycles immediately after exiting in self refresh mode.




BASIC FEATURE AND FUNCTION DESCRIPTIONS

1. CLOCK Suspend



2. DQM Operation




*Note: 1. CKE to CLK disable/enable = 1CLK.

2. DQM makes data out Hi-Z after 2CLKs which should masked by CKE " L"

3. DQM masks both data-in and data-out.



3. CAS Interrupt (I)




*Note: 1. By " Interrupt", It is meant to stop burst read/write by external command before the end of burst.

By "CAS Interrupt", to stop burst read/write by CAS access; read and write.

2. tccp : CAS to CAS delay. (=1CLK)

3. tcpl : Last data in to new column address delay. (=1CLK)


4. CAS Interrupt (II): Read Interrupted by Write & DQM



*Note: 1. To prevent bus contention, there should be at least one gap between data in and data out.



5. Write Interrupted by Precharge & DQM




*Note: 2. To inhibit invalid write, DQM should be issued.


3. This precharge command and burst write command should be of the same bank, otherwise it is not precharge interrupt but only the other bank precharge of dual banks operation.



6. Precharge



7. Auto Precharge




*Note: 1. tRDL: Last data in to row precharge delay


- 2. Number of valid output data after row precharge: 0, 1, 2 for CAS Latency =1, 2, 3 respectively.
- 3. The row active command of the precharge bank can be issued after tRP from this point. The new read/write command of the other activated bank can be issued from this point. At burst read/write with auto precharge, CAS interrupt of the same/other bank is illegal.



8. Burst Stop & Interrupted by Precharge



9. MRS



*Note: 1. tRDL: 1 CLK


2. $\ensuremath{\mathsf{tBDL}}$: 1 CLK ; Last data in to burst stop delay.

Read or write burst stop command is valid at every burst length.


- 3. Number of valid output data after row precharge or burst stop: 1, 2 for CAS latency= 2, 3 respectiviely.
- 4. PRE: Both banks precharge if necessary.

MRS can be issued only at both banks precharge state.

10. Clock Suspend Exit & Power Down Exit



11. Auto Refresh & Self Refresh



- *Note: 1. Active power down: one or both banks active state.
 - 2. Precharge power down: both banks precharge state.
 - The auto refresh is the same as CBR refresh of conventional DRAM.No precharge commands are required after auto refresh command.

During trace from auto refresh command, any other command can not be accepted.

- 4. Before executing auto/self refresh command, both banks must be idle state.
- 5. MRS, Bank Active, Auto/Self Refresh, Power Down Mode Entry.
- 6. During self refresh mode, refresh interval and refresh operation are perfomed internally.

After self refresh entry, self refresh mode is kept while CKE is low.

 $\label{eq:continuous} \text{During self refresh mode, all inputs expect CKE will be don't cared, and outputs will be in Hi-Z state.}$

For the time interval of tRFC from self refresh exit command, any other command can not be accepted. Before/After self refresh mode, burst auto refresh cycle (2048 cycles) is recommended.



12. About Burst Type Control

Basic	Sequential Counting	At MRS A ₃ = "0". See the BURST SEQUENCE TABLE. (BL=4,8) BL=1, 2, 4, 8 and full page. At Full page wrap-around.
MODE	Interleave Counting	At MRS A ₃ = "1". See the BURST SEQUENCE TABLE. (BL=4,8) BL=4, 8. At BL=1, 2 Interleave Counting = Sequential Counting
Random MODE	Random column Access tccd = 1 CLK	Every cycle Read/Write Command with random column address can realize Random Column Access. That is similar to Extended Data Out (EDO) Operation of conventional DRAM.

13. About Burst Length Control

	1	At MRS A _{2,1,0} = "000". At auto precharge, tras should not be violated.
Basic	2	At MRS A _{2,1,0} = "001". At auto precharge, tras should not be violated.
MODE	4	At MRS A _{2,1,0} = "010".
	8	At MRS A _{2,1,0} = "011".
	Full Page	At MRS A _{2,1,0} = "111". Wrap around mode(Infinite burst length)should be stopped by burst stop, RAS interrupt or CAS interrupt.
Special MODE	BRSW	At MRS A9 = "1". Read burst=1,2,4,8,full page Write burst=1 At auto precharge of write, tRAS should not be violate
Random MODE	Burst Stop	tBDL= 1, Valid DQ after burst stop is 1, 2 for CAS latency 2, 3 respectively Using burst stop command, any burst length control is possible.
Interrupt MODE	RAS Interrupt (Interrupted by Precharge)	Before the end of burst, Row precharge command of the same bank stops read/write burst with Row precharge. trdl= 1 with DQM, valid DQ after burst stop is 1, 2 for CAS latency 2, 3 respectively. During read/write burst with auto precharge, RAS interrupt can not be issued.
	CAS Interrupt	Before the end of burst, new read/write stops read/write burst and starts new read/write burst. During read/write burst with auto precharge, CAS interrupt can not be issued.



FUNCTION TRUTH TABLE (TABLE 1)

Current State	CS	RAS	CAS	WE	ВА	ADDR	ACTION	Note
	Н	Х	Х	X	Х	X	NOP	
	L	Н	Н	Н	Х	Х	NOP	
	L	Н	Н	L	Х	Х	ILLEGAL	2
IDLE	L	Н	L	X	BA	CA, A ₁₀ /AP	ILLEGAL	2
	L	L	Н	Н	BA	RA	Row (& Bank) Active ; Latch RA	
	L	L	Н	L	BA	A10/AP	NOP	4
	L	L	L	Н	X	X	Auto Refresh or Self Refresh	5
	L	L	L	L	OP code	OP code	Mode Register Access	5
	Н	X	X	X	Х	Х	NOP	
	L	Н	Н	H	X	Х	NOP	
	L	Н	Н	L	X	X	ILLEGAL	2
Row	L	Н	L	Н	BA	CA, A ₁₀ /AP	Begin Read ; latch CA ; determine AP	
Active	L	Н	L	L	BA	CA, A ₁₀ /AP	Begin Write ; latch CA ; determine AP	
	L	L	Н	Н	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A10/AP	Precharge	
	L	L	L	X	Х	Х	ILLEGAL	
	Н	X	Х	Х	X	X	NOP (Continue Burst to End> Row Active)	
	L	Н	Н	Н	Χ	X	NOP (Continue Burst to End> Row Active)	
	L	Н	Н	L	Χ	X	Term burst> Row active	
Read	L	Н	L	Ι	BA	CA, A ₁₀ /AP	Term burst, New Read, Determine AP	
Neau	L	Н	L	L	BA	CA, A ₁₀ /AP	Term burst, New Write, Determine AP	3
	L	L	Н	I	ВА	RA	ILLEGAL	2
	L	L	Н	L	ВА	A10/AP	Term burst, Precharge timing for Reads	
	L	L	L	Х	Х	Х	ILLEGAL	
	Н	Х	Х	Х	Х	Х	NOP (Continue Burst to End> Row Active)	
	L	Н	Н	Н	Х	Х	NOP (Continue Burst to End> Row Active)	
	L	Н	Н	L	Х	Х	Term burst> Row active	
Write	L	Н	L	Н	BA	CA, A ₁₀ /AP	Term burst, New read, Determine AP	3
vviile	L	Н	L	L	BA	CA, A ₁₀ /AP	Term burst, New Write, Determine AP	3
	L	L	Н	Н	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A10/AP	Term burst, precharge timing for Writes	3
	L	L	L	Х	Х	Х	ILLEGAL	
	Н	Х	Х	Х	Х	Х	NOP (Continue Burst to End> Precharge)	
	L	Н	Н	Н	Х	Х	NOP (Continue Burst to End> Precharge)	
Read with	L	Н	Н	L	Х	Х	ILLEGAL	
Auto Precharge	L	Н	L	Х	BA	CA, A ₁₀ /AP	ILLEGAL	
	L	L	Н	Х	BA	RA, RA10	ILLEGAL	2
	L	L	L	Х	Х	Х	ILLEGAL	
	Н	Х	Х	Х	Х	Х	NOP (Continue Burst to End> Precharge)	
	L	Н	Н	Н	Х	Х	NOP (Continue Burst to End> Precharge)	
Write with	L	Н	Н	L	Х	Х	ILLEGAL	
Auto Precharge	L	Н	L	Х	BA	CA, A ₁₀ /AP	ILLEGAL	
. roonarge	L	L	Н	Х	BA	RA, RA10	ILLEGAL	2
	L	L	L	Х	Х	X	ILLEGAL	
	Н	Х	Х	Х	Х	Х	NOP> Idle after trp	
	L	Н	Н	Н	X	X	NOP> Idle after trp	
Pre-	L	Н	Н	L	X	X	ILLEGAL	2
charging		Н	L	X	BA	CA	ILLEGAL	2
	L	L	Н	Н	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A ₁₀ /AP	NOP> Idle after tRPL	4



FUNCTION TRUTH TABLE (TABLE 1)

Current State	CS	RAS	CAS	WE	ВА	ADDR	ACTION	Note
	L	L	L	Х	Х	Х	ILLEGAL	
	Н	Х	Х	Х	Χ	Х	NOP> Row Active after tRCD	
	L	Н	Н	Н	Χ	Х	NOP> Row Active after tRCD	
Row	L	Н	Н	L	Χ	Х	ILLEGAL	2
Activating	L	Н	L	Х	BA	CA	ILLEGAL	2
	L	L	Н	Н	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A10/AP	ILLEGAL	2
	L	L	L	Х	Χ	Х	ILLEGAL	
	Н	X	X	Х	Χ	X	NOP> Idle after trec	
	L	Н	Н	Х	Χ	X	NOP> Idle after trec	
Refreshing	L	Н	L	Х	X	Χ	ILLEGAL	
	L	L	Н	Х	Χ	Χ	ILLEGAL	
	L	L	L	Х	Χ	X	ILLEGAL	
	Н	X	X	Х	Χ	X	NOP> Idle after 2 clocks	
Mode	L	Н	Н	Н	X	Χ	NOP> Idle after 2 clocks	
Register	L	Н	Н	L	Х	Х	ILLEGAL	
Accessing	L	Н	L	Х	Χ	X	ILLEGAL	
	L	L	X	Х	Χ	Χ	ILLEGAL	

Abbreviations: RA = Row Address

NOP = No Operation Command

BA = Bank Address

CA = Column Address

AP = Auto Precharge

*Note: 1. All entries assume the CKE was active (High) during the precharge clock and the current clock cycle.

- 2. Illegal to bank in specified state; Function may be legal in the bank indicated by BA, depending on the state of that bank.
- 3. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- 4. NOP to bank precharging or in idle state. May precharge bank indicated by BA (and A₁₀/AP).
- 5. Illegal if any bank is not idle.



FUNCTION TRUTH TABLE (TABLE 2)

Current State	CKE (n-1)	CKE n	CS	RAS	CAS	WE	ADDR	ACTION	Note
	Н	Х	Х	Х	Х	Х	Χ	INVALID	
	L	Н	Н	X	Х	Х	Χ	Exit Self Refresh> Idle after tRFC (ABI)	6
Self	L	Н	L	Н	Н	Н	X	Exit Self Refresh> Idle after trace (ABI)	6
Refresh	L	Н	L	Н	Н	L	Χ	ILLEGAL	
	L	Н	L	Н	L	Х	X	ILLEGAL	
	L	Н	L	L	Х	Х	Χ	ILLEGAL	
	L	L	Х	X	Х	Х	Χ	NOP (Maintain Self Refresh)	
	Н	Х	Х	X	Х	Х	Χ	INVALID	
All	L	Н	Н	Х	Х	Х	X	Exit Power Down> ABI	
Banks	L	Н	L	Н	Н	Н	X	Exit Power Down> ABI	7
Precharge	L	Н	L	Н	Н	L	X	ILLEGAL	7
Power Down	L	Н	L	Н	L	X	X	ILLEGAL	
DOWII	L	Н	L	L	Х	Х	X	ILLEGAL	
	L	L	Х	X	Х	Х	X	NOP (Maintain Low Power Mode)	
	Н	Н	Х	X	Х	Х	X	Refer to Table 1	
	Н	L	Н	X	Х	X	X	Enter Power Down	
	Н	L	L	Н	Н	Н	Χ	Enter Power Down	8
	Н	L	L	Н	Н	L	X	ILLEGAL	8
All Banks	Н	L	L	Н	L	Х	X	ILLEGAL	
Idle	Н	L	L	L	Н	Н	RA	Row (& Bank) Active	
	Н	L	L	L	L	Н	Х	Enter Self Refresh	8
	Н	L	L	L	L	L	OP Code	Mode Register Access	
	L	L	Х	Х	Х	Х	X	NOP	
Any State	Н	Н	Х	Х	Х	Х	Х	Refer to Operations in Table 1	
other than	Н	L	Х	Х	Х	Х	X	Begin Clock Suspend next cycle	9
Listed	L	Н	Х	Х	Х	Х	Х	Exit Clock Suspend next cycle	9
above	L	L	Х	Х	Х	Х	Х	Maintain Clcok Suspend	

Abbreviations: ABI = All Banks Idle, RA = Row Address

 $\hbox{\bf *Note:} 6. \ \hbox{CKE low to high transition is asynchronous}.$


7. CKE low to high transition is asynchronous if restarts internal clock.

A minimum setup time 1CLK + tss must be satisfied before any command other than exit.

- 8. Power down and self refresh can be entered only from the both banks idle state.
- 9. Must be a legal command.



Single Bit Read-Write-Read Cycle(Same Page) @CAS Latency=3, Burst Length=1



: Don't care



*Note : 1. All inputs expect CKE & DQM can be don $_{i}\text{c}t$ care when $\overline{\text{CS}}$ is high at the CLK high going edge.

2. Bank active & read/write are controlled by BA.

BA	Active & Read/Write
0	Bank A
1	Bank B


3. Enable and disable auto precharge function are controlled by A10/AP in read/write command.

A10/AP	ВА	Operation
0	0	Disable auto precharge, leave bank A active at end of burst.
0	1	Disable auto precharge, leave bank B active at end of burst.
4	0	Enable auto precharge, precharge bank A at end of burst.
'	1	Enable auto precharge, precharge bank B at end of burst.

 $4.\ \mbox{A10/AP}$ and BA control bank precharge when precharge command is asserted.


A10/AP	BA	Precharge
0	0	Bank A
0	1	Bank B
1	Х	Both Banks

Power Up Sequence





Read & Write Cycle at Same Bank @Burst Length=4




: Don't care

*Note: 1. Minimum row cycle times is required to complete internal DRAM operation.

- 2. Row precharge can interrupt burst on any cycle. [CAS Latency 1] number of valid output data is available after Row precharge. Last valid output will be Hi-Z(tshz) after the clcok.
- 3. Access time from Row active command. tcc * (trcd + CAS latency 1) + tsac
- 4. Ouput will be Hi-Z after the end of burst. (1, 2, 4, 8 & Full page bit burst wrap-around).



Page Read & Write Cycle at Same Bank @Burst Length=4




: Don't care

*Note: 1. To write data before burst read ends, DQM should be asserted three cycle prior to write command to avoid bus contention.

- 2. Row precharge will interrupt writing. Last data input, tRDL before Row precharge, will be written.
- 3. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.



Page Read Cycle at Different Bank @Burst Length=4




: Don't care

*Note: 1. $\overline{\text{CS}}$ can be don't cared when $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ are high at the clock high going dege.

2. To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.



Page Write Cycle at Different Bank @Burst Length=4




: Don't care

*Note: 1. To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.

2. To interrupt burst write by Row precharge, both the write and the precharge banks must be the same.



Read & Write Cycle at Different Bank @Burst Length=4




: Don't care

*Note: 1. tcpL should be met to complete write.




Read & Write Cycle with Auto Precharge I @Burst Length=4



*Note:

- * When Read(Write) command with auto precharge is issued at A-Bank after A and B Bank activation.
 - if Read(Write) command without auto precharge is issued at B-Bank before A Bank auto precharge starts, A Bank auto precharge will start at B Bank read command input point.
 - any command can not be issued at A Bank during tRP after A Bank auto precharge starts.


Read & Write Cycle with Auto Precharge II @Burst Length=4



*Note: * Any command to A-bank is not allowed in this period. tRP is determined from at auto precharge start point



Clock Suspension & DQM Operation Cycle @CAS Latency=2, Burst Length=4




: Don't care

*Note: 1. DQM is needed to prevent bus contention.



Read Interrupted by Precharge Command & Read Burst Stop Cycle @Burst Length=Full page




: Don't care

*Note: 1. At full page mode, burst is wrap-around at the end of burst. So auto precharge is impossible.

- 2. About the valid DQs after burst stop, it is same as the case of RAS interrupt. Both cases are illustrated above timing diagram. See the label 0. 1, 2 on them. But at burst write, Burst stop and RAS interrupt should be compared carefully. Refer the timing diagram of "Full page write burst stop cycle".
- 3. Burst stop is valid at every burst length.



Write Interrupted by Precharge Command & Write Burst Stop Cycle @ Burst Length=Full page



: Don't care

*Note: 1. At full page mode, burst is wrap-around at the end of burst. So auto precharge is impossible.


 Data-in at the cycle of interrupted by precharge can not be written into the corresponding memory cell. It is defined by AC parameter of tRDL.
 DQM at write interrupted by precharge command is needed to prevent invalid write.

DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.

3. Burst stop is valid at every burst length.



Burst Read Single bit Write Cycle @Burst Length=2




*Note: 1. BRSW modes is enabled by setting A9 "High" at MRS (Mode Register Set).

At the BRSW Mode, the burst length at write is fixed to "1" regaredless of programmed burst length.

When BRSW write command with auto precharge is executed, keep it in mind that tras should not be violated. Auto precharge is executed at the burst-end cycle, so in the case of BRSW write command, the next cycle starts the precharge.



Active/Precharge Power Down Mode @CAS Latency=2, Burst Length=4




: Don't care

*Note: 1. Both banks should be in idle state prior to entering precharge power down mode.

- 2. CKE should be set high at least 1CLK + tss prior to Row active command.
- 3. Can not violate minimum refresh specification. (32ms)



Self Refresh Entry & Exit Cycle



: Don't care


*Note: TO ENTER SELF REFRESH MODE

- 1. CS, RAS & CAS with CKE should be low at the same clcok cycle.
- 2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
- 3. The device remains in self refresh mode as long as CKE stays "Low".
 - cf.) Once the device enters self refresh mode, minimum tras is required before exit from self refresh.

TO EXIT SELF REFRESH MODE

- 4. System colck restart and be stable before returning CKE high.
- 5. CS starts from high.
- $\ensuremath{\mathsf{6}}.$ Minimum tRc is required after CKE going high to complete self refresh exit.
- 7. 2K cycle of burst auto refresh is required before self refresh entry and after self refresh exit if the system uses burst refresh.





: Don't care

MODE REGISTER SET CYCLE

*Note: 1. $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, & $\overline{\text{WE}}$ activation at the same clock cycle with address key will set internal mode register.

- 2. Minimum 2 clock cycles should be met before new RAS activation.
- 3. Please refer to Mode Register Set table.



^{*} Both banks precharge should be completed before Mode Register Set cycle and auto refresh cycle.

PACKAGE DIMENSIONS

50-TSOP2-400CF

Unit: Millimeters

