

Silicon PNP Power Transistors

2SB521

DESCRIPTION

- With TO-220 package
- Low collector saturation voltage

APPLICATIONS

- High current switching applications

PINNING

PIN	DESCRIPTION
1	Emitter
2	Collector;connected to mounting base
3	Base




Fig.1 simplified outline (TO-220) and symbol

Absolute maximum ratings(Ta=25°C)

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
V _{CBO}	Collector-base voltage	Open emitter	-60	V
V _{CEO}	Collector-emitter voltage	Open base	-60	V
V _{EBO}	Emitter-base voltage	Open collector	-8	V
I _C	Collector current		-5	A
P _T	Total power dissipation	T _C =25°C	43	W
T _j	Junction temperature		150	°C
T _{stg}	Storage temperature		-55~150	°C

Silicon PNP Power Transistors

2SB521

CHARACTERISTICS

T_j=25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{(BR)CEO}	Collector-emitter breakdown voltage	I _C =-10mA , I _B =0	-60			V
V _{(BR)EBO}	Emitter-base breakdown voltage	I _E =-1mA , I _C =0	-8			V
V _{CEsat}	Collector-emitter saturation voltage	I _C =-3A; I _B =-0.15A			-0.4	V
V _{BEsat}	Base-emitter saturation voltage	I _C =-3A; I _B =-0.15A			-1.2	V
I _{CBO}	Collector cut-off current	V _{CB} =-50V; I _E =0			-1	μA
I _{EBO}	Emitter cut-off current	V _{EB} =-8V; I _C =0			-1	μA
h _{FE}	DC current gain	I _C =-2.5A ; V _{CE} =-2V	50			
f _T	Transition frequency	I _C =-0.2A ; V _{CE} =-5V		7		MHz

Silicon PNP Power Transistors

2SB521

PACKAGE OUTLINE

Fig.2 Outline dimensions(unindicated tolerance: ± 0.10 mm)