

# Power MOS Field-Effect Transistors

## N-Channel Enhancement-Mode Power Field-Effect Transistors

5.0A and 6.0A, 60V-100V

$r_{DS(on)} = 0.30 \Omega$  and  $0.40 \Omega$


### Features:

- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance
- Majority carrier device

The IRFF120, IRFF121, IRFF122 and IRFF123 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFF-types are supplied in the JEDEC TO-205AF (LOW-PROFILE TO-39) metal package.

### N-CHANNEL ENHANCEMENT MODE



### TERMINAL DIAGRAM

### TERMINAL DESIGNATION




JEDEC TO-205AF

### Absolute Maximum Ratings

Parameter	IRFF120	IRFF121	IRFF122	IRFF123	Units
$V_{DS}$ Drain - Source Voltage ①	100	60	100	60	V
$V_{DGR}$ Drain - Gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ ) ①	100	60	100	60	V
$I_D @ T_C = 25^\circ\text{C}$ Continuous Drain Current	6.0	6.0	5.0	5.0	A
$I_{DM}$ Pulsed Drain Current ③	24	24	20	20	A
$V_{GS}$ Gate - Source Voltage		$\pm 20$			V
$P_D @ T_C = 25^\circ\text{C}$ Max. Power Dissipation		20	(See Fig. 14)		W
Linear Derating Factor	0.16	(See Fig. 14)			W/ $^\circ\text{C}$
$I_{LM}$ Inductive Current, Clamped		(See Fig. 15 and 16) $L = 100\mu\text{H}$			A
$T_J$	24	24	20	20	
$T_{stg}$	Operating Junction and Storage Temperature Range		-55 to 150		$^\circ\text{C}$
Lead Temperature	300 (0.063 in. (1.6mm) from case for 10s)				$^\circ\text{C}$

# IRFF120, IRFF121, IRFF122, IRFF123

## Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)


Parameter	Type	Min	Typ	Max	Units	Test Conditions	
$V_{BDSS}$ Drain - Source Breakdown Voltage	IRFF120 IRFF122	100	—	—	V	$V_{GS} = 0\text{V}$	
	IRFF121 IRFF123	60	—	—	V	$I_D = 250\mu\text{A}$	
$V_{GS(\text{th})}$ Gate Threshold Voltage	ALL	2.0	—	4.0	V	$V_{DS} = V_{GS} \cdot I_D = 250\mu\text{A}$	
$I_{GSS}$ Gate-Source Leakage Forward	ALL	—	—	100	nA	$V_{GS} = 20\text{V}$	
$ I_{GSS} $ Gate Source Leakage Reverse	ALL	—	—	-100	nA	$V_{GS} = -20\text{V}$	
$I_{DSS}$ Zero Gate Voltage Drain Current	ALL	—	—	250	$\mu\text{A}$	$V_{DS} = \text{Max. Rating}, V_{GS} = 0\text{V}$	
$ I_{D(on)}$ On-State Drain Current (②)	IRFF120 IRFF121	6.0	—	—	A	$V_{DS} >  I_{D(on)}  \times R_{DS(on) \text{ max.}}, V_{GS} = 10\text{V}$	
	IRFF122 IRFF123	5.0	—	—	A		
$R_{DS(on)}$ Static Drain-Source On-State Resistance (②)	IRFF120 IRFF121	—	0.25	0.30	$\Omega$	$V_{GS} = 10\text{V}, I_D = 3\text{ A}$	
	IRFF122 IRFF123	—	0.30	0.40	$\Omega$		
$G_f$ Forward Transconductance (②)	ALL	1.5	2.9	—	S (Ω)	$V_{DS} >  I_{D(on)}  \times R_{DS(on) \text{ max.}}, I_D = 3.0\text{A}$	
$C_{iss}$ Input Capacitance	ALL	—	450	600	pF	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{ MHz}$	
$C_{oss}$ Output Capacitance	ALL	—	200	400	pF	See Fig. 10	
$C_{tr}$ Reverse Transfer Capacitance	ALL	—	50	100	pF		
$t_{d(on)}$ Turn On Delay Time	ALL	—	20	40	ns	$V_{DD} = 0.5 BV_{DSS}, I_D = 3.0\text{A}, Z_0 = 50\Omega$	
$t_r$ Rise Time	ALL	—	37	70	ns	See Fig. 17	
$t_{d(off)}$ Turn-Off Delay Time	ALL	—	50	100	ns	(MOSFET switching times are essentially independent of operating temperature)	
$t_f$ Fall Time	ALL	—	35	70	ns		
$Q_g$ Total Gate Charge (Gate-Source Plus Gate-Drain)	ALL	—	10	15	nC	$V_{GS} = 10\text{V}, I_D = 10\text{A}, V_{DS} = 0.8\text{ Max. Rating}$	
$Q_{gs}$ Gate Source Charge	ALL	—	6.0	—	nC	See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	
$Q_{gd}$ Gate Drain ("Miller") Charge	ALL	—	4.0	—	nC		
$L_D$ Internal Drain Inductance	ALL	—	5.0	—	nH	Measured from the drain lead, 5 mm (0.2 in.) from header to center of die	Modified MOSFET symbol showing the internal device inductances 
$L_S$ Internal Source Inductance	ALL	—	15	—	nH	Measured from the source lead, 5mm (0.2 in.) from header to source bonding pad	

## Thermal Resistance

$R_{thJC}$ Junction-to Case	ALL	—	—	6.25	$^\circ\text{C} \cdot \text{W}$
$R_{thJA}$ Junction-to Ambient	ALL	—	—	175	$^\circ\text{C} \cdot \text{W}$

Free Air Operation

## Source-Drain Diode Ratings and Characteristics






$I_S$	Continuous Source Current (Body Diode)	IRFF120 IRFF121	—	—	6.0	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier 
		IRFF122 IRFF123	—	—	5.0	A	
		IRFF120 IRFF121	—	—	24	A	
$I_{SM}$	Pulse Source Current (Body Diode) (③)	IRFF122 IRFF123	—	—	20	A	
		IRFF120 IRFF121	—	—	2.6	V	
		IRFF122 IRFF123	—	—	2.3	V	
$V_{SD}$	Diode Forward Voltage (②)	IRFF120 IRFF121	—	—	$T_C = 25^\circ\text{C}, I_S = 6.0\text{A}, V_{GS} = 0\text{V}$		
		IRFF122 IRFF123	—	—	$T_C = 25^\circ\text{C}, I_S = 5\text{ OA}, V_{GS} = 0\text{V}$		
		IRFF120 IRFF121	—	—	$T_J = 150^\circ\text{C}, I_F = 6\text{ OA}, dI_F/dt = 100\mu\text{A}/\mu\text{s}$		
$t_{rr}$	Reverse Recovery Time	ALL	—	230	—	ns	$T_J = 150^\circ\text{C}, I_F = 6\text{ OA}, dI_F/dt = 100\mu\text{A}/\mu\text{s}$
	Reverse Recovered Charge	ALL	—	1.2	—	$\mu\text{C}$	
$t_{on}$	Forward Turn-on Time	ALL	—	—	Intrinsic turn on time is negligible. Turn on speed is substantially controlled by $L_S + L_D$		

①  $T_J = 25^\circ\text{C}$  to  $150^\circ\text{C}$ . ② Pulse Test: Pulse width  $< 300\mu\text{s}$ , Duty Cycle  $< 2\%$

③ Repetitive Rating Pulse width limited by max. junction temperature.

See Transient Thermal Impedance Curve (Fig. 5).

# IRFF120, IRFF121, IRFF122, IRFF123



# IRFF120, IRFF121, IRFF122, IRFF123




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage

# IRFF120, IRFF121, IRFF122, IRFF123




Fig. 12 – Typical On-Resistance Vs. Drain Current




Fig. 13 – Maximum Drain Current Vs. Case Temperature




Fig. 14 – Power Vs. Temperature Derating Curve




Fig. 15 – Clamped Inductive Test Circuit



Fig. 16 – Clamped Inductive Waveforms




Fig. 17 – Switching Time Test Circuit




Fig. 18 – Gate Charge Test Circuit