www.DataSheet4U.com



PIC24HJ12GP201/202 Data Sheet

High-Performance, 16-Bit Microcontrollers

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our ⁴products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, Linear Active Thermistor, Migratable Memory, MXDEV, MXLAB, PS logo, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



PIC24HJ12GP201/202

High-Performance, 16-Bit Digital Signal Controllers

Operating Range:

- Up to 40 MIPS operation (@ 3.0-3.6V):
 - Industrial temperature range (-40°C to +85°C)
 - Extended temperature range
- (-40°C to +125°C)

High-Performance CPU:

- Modified Harvard architecture
- C compiler optimized instruction set
- 16-bit wide data path
- · 24-bit wide instructions
- Linear program memory addressing up to 4M instruction words
- · Linear data memory addressing up to 64 Kbytes
- 71 base instructions, mostly 1 word/1 cycle
- Sixteen 16-bit general purpose registers
- Flexible and powerful addressing modes
- · Software stack
- 16 x 16 multiply operations
- 32/16 and 16/16 divide operations
- Up to ±16-bit shifts for up to 40-bit data

Interrupt Controller:

- 5-cycle latency
- 118 interrupt vectors
- · Up to 21 available interrupt sources
- · Up to 3 external interrupts
- 7 programmable priority levels
- 4 processor exceptions

On-Chip Flash and SRAM:

- Flash program memory (12 Kbytes)
- Data SRAM (1024 bytes)
- · Boot and General Security for Program Flash

Digital I/O:

- · Peripheral Pin Select Functionality
- Up to 21 programmable digital I/O pins
- · Wake-up/Interrupt-on-Change for up to 21 pins
- · Output pins can drive from 3.0V to 3.6V
- Up to 5V output with open drain configuration
- · All digital input pins are 5V tolerant
- 4 mA sink on all I/O pins

System Management:

- · Flexible clock options:
 - External, crystal, resonator, internal RC
 - Fully integrated Phase-Locked Loop (PLL)
 - Extremely low jitter PLL
- Power-up Timer
- Oscillator Start-up Timer/Stabilizer
- · Watchdog Timer with its own RC oscillator
- · Fail-Safe Clock Monitor
- · Reset by multiple sources

Power Management:

- · On-chip 2.5V voltage regulator
- · Switch between clock sources in real time
- · Idle, Sleep and Doze modes with fast wake-up

Timers/Capture/Compare:

- Timer/Counters, up to three 16-bit timers:
 - Can pair up to make one 32-bit timer
 - 1 timer runs as Real-Time Clock with external 32.768 kHz oscillator
 - Programmable prescaler
- Input Capture (up to 4 channels):
 - Capture on up, down or both edges
 - 16-bit capture input functions
 - 4-deep FIFO on each capture
- Output Compare (up to 2 channels):
 - Single or Dual 16-Bit Compare mode
 - 16-bit Glitchless PWM Mode

Communication Modules:

- 4-wire SPI:
 - Framing supports I/O interface to simple codecs
 - Supports 8-bit and 16-bit data
 - Supports all serial clock formats and sampling modes
- I²C[™]:
 - Full Multi-Master Slave mode support
 - 7-bit and 10-bit addressing
 - Bus collision detection and arbitration
 - Integrated signal conditioning
 - Slave address masking
- www.DataSheet4U.com • UART:
 - Interrupt on address bit detect
 - Interrupt on UART error
 - Wake-up on Start bit from Sleep mode
 - 4-character TX and RX FIFO buffers
 - LIN bus support
 - IrDA® encoding and decoding in hardware
 - High-Speed Baud mode
 - Hardware Flow Control with CTS and RTS

Analog-to-Digital Converters (ADCs):

- 10-bit, 1.1 Msps or 12-bit, 500 Ksps conversion:
 - 2 and 4 simultaneous samples (10-bit ADC)
 - Up to 10 input channels with auto-scanning
 - Conversion start can be manual or synchronized with 1 of 4 trigger sources
 - Conversion possible in Sleep mode
 - ±2 LSb max integral nonlinearity
 - ±1 LSb max differential nonlinearity

CMOS Flash Technology:

- Low-power, high-speed Flash technology
- · Fully static design
- 3.3V (±10%) operating voltage
- · Industrial and extended temperature
- Low power consumption

Packaging:

- 18-pin SDIP/SOIC
- 28-pin SDIP/SOIC/QFN

Note: See the device variant tables for exact peripheral features per device.

PIC24HJ12GP201/202 Product Families


The device names, pin counts, memory sizes and peripheral availability of each family are listed below, followed by their pinout diagrams.

		lory			Rema	ppable	Periph	erals	0				
Device	Pins	Program Flash Memo (Kbyte)	RAM (Kbyte)	Remappable Pins	16-bit Timer	Input Capture	Output Compare Std. PWM	UART	SPI	10-Bit/12-Bit ADC	I²C ™	I/O Pins (Max)	Packages
PIC24HJ12GP201	18	12	1	8	3 ⁽¹⁾	4	2	1	1	1 ADC, 6 ch	1	13	SDIP SOIC
PIC24HJ12GP202	28	12	1	16	3(1)	4	2	1	1	1 ADC, 10 ch	1	21	SDIP SOIC QFN

TABLE 1:PIC24HJ12GP201/202 CONTROLLER FAMILIES

Note 1: Only 2 out of 3 timers are remappable.

Pin Diagrams



PIC24HJ12GP201/202

Pin Diagrams (Continued)




Table of Contents

1.0	Device Overview	7
2.0	CPU	11
3.0	Memory Organization	17
4.0	Flash Program Memory	37
5.0	Resets	43
6.0	Interrupt Controller	49
7.0	Oscillator Configuration	77
8.0	Power-Saving Features	87
9.0	I/O Ports	89
10.0	Timer1	. 109
11.0	Timer2/3 Feature	. 111
12.0	Input Capture	. 117
13.0	Output Compare	
	Serial Peripheral Interface (SPI)	
15.0	Inter-Integrated Circuit (I ² C)	
16.0	Universal Asynchronous Receiver Transmitter (UART)	
17.0	10-bit/12-bit Analog-to-Digital Converter (ADC)	. 151
18.0	Special Features	
19.0	Instruction Set Summary	. 171
20.0	Development Support	
21.0	Electrical Characteristics	. 183
	Packaging Information	
Appe	ndix A: Revision History	. 223
Index	۲	225
	Aicrochip Web Site	
	omer Change Notification Service	
Cust	omer Support	. 229
	er Response	
Prod	uct Identification System	. 231

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

• Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.


1.0 DEVICE OVERVIEW

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest PIC24H Family Reference Manual chapters.

This document contains device specific information for the following devices:

- PIC24HJ12GP201
- PIC24HJ12GP202

Figure 1-1 shows a general block diagram of the core and peripheral modules in the PIC24HJ12GP201/202 family of devices. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.



Pin Name	Pin Type	Buffer Type	Description
AN0-AN9		Analog	Analog input channels.
CLKI CLKO	I O	ST/CMOS —	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
OSC1	I	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.
OSC2	I/O	—	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
SOSCI	н	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.
SOSCO	О		32.768 kHz low-power oscillator crystal output.
CN0-CN7 CN11-CN15 CN21-CN24 CN27 CN29-CN30	Ι	ST	Change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.
IC0-IC1 IC7-IC8	Ι	ST	Capture inputs 1/2 Capture inputs 7/8
OCFA	Г	ST	Compare Fault A input (for Compare Channels 1 and 2).
OC1-OC2	О	—	Compare outputs 1 through 2.
INT0		ST	External interrupt 0.
INT1		ST	External interrupt 1.
INT2		ST	External interrupt 2.
RA0-RA4	I/O	ST	PORTA is a bidirectional I/O port.
RB0-RB15	I/O	ST	PORTB is a bidirectional I/O port.
T1CK		ST	Timer1 external clock input.
T2CK		ST	Timer2 external clock input.
T3CK		ST	Timer3 external clock input.
U1CTS		ST	UART1 clear to send.
U1RTS	0	—	UART1 ready to send.
U1RX		ST	UART1 receive.
U1TX	0	—	UART1 transmit.
SCK1 SDI1 SDO1 SS1	I/O I O I/O	ST ST 	Synchronous serial clock input/output for SPI1. SPI1 data in. SPI1 data out. SPI1 slave synchronization or frame pulse I/O.
SCL1	I/O	ST	Synchronous serial clock input/output for I2C1.
SDA1	I/O	ST	Synchronous serial data input/output for I2C1.
ASCL1	I/O	ST	Alternate synchronous serial clock input/output for I2C1.
ASDA1	I/O	ST	Alternate synchronous serial data input/output for I2C1.
TMS		ST	JTAG Test mode select pin.
TCK		ST	JTAG test clock input pin.
TDI		ST	JTAG test data input pin.
TDO	0	—	JTAG test data output pin.
PGD1/EMUD1	/O	ST	Data I/O pin for programming/debugging communication channel 1.
PGC1/EMUC1		ST	Clock input pin for programming/debugging communication channel 1.
PGD2/EMUD2	/O	ST	Data I/O pin for programming/debugging communication channel 2.
PGC2/EMUC2		ST	Clock input pin for programming/debugging communication channel 2.
PGD3/EMUD3	/O	ST	Data I/O pin for programming/debugging communication channel 3.
PGC3/EMUC3		ST	Clock input pin for programming/debugging communication channel 3.

TABLE 1-1: PINOUT I/O DESCRIPTIONS

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input P = Powe O = Output I = Input

Pin Nan	ne	Pin Type	Buffer Type	Description					
VDDCORE		Р	_	CPU logic filter capacitor connection.					
Vss		Р	_	Ground reference for logic and I/O pins.					
VREF+		I	Analog	Analog voltage reference (high) input.					
VREF-		I	Analog	Analog voltage reference (low) input.					
Avdd		Р	Р	Positive supply for analog modules.					
MCLR		I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.					
Avss		Р	Р	Ground reference for analog modules.					
Vdd		Р	_	Positive supply for peripheral logic and I/O pins.					
Legend:				input or outputAnalog = Analog inputP = Powervith CMOS levelsO = OutputI = Input					

PINOUT I/O DESCRIPTIONS (CONTINUED) TABLE 1-1:

2.0 CPU

Note: This data sheet summarizes the features of this group of PIC24HJ12GP201/202 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest PIC24H Family Reference Manual chapters.

The PIC24HJ12GP201/202 CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and addressing modes. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free, single-cycle program loop constructs are supported using the REPEAT instruction, which is interruptible at any point.

The PIC24HJ12GP201/202 devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

The PIC24HJ12GP201/202 instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the PIC24HJ12GP201/202 is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 2-1, and the programmer's model for the PIC24HJ12GP201/202 is shown in Figure 2-2.

2.1 Data Addressing Overview

The data space can be linearly addressed as 32K words or 64 Kbytes using an Address Generation Unit (AGU). The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space.

The data space also includes 2 Kbytes of DMA RAM, which is primarily used for DMA data transfers, but may be used as general purpose RAM.

2.2 Special MCU Features

The PIC24HJ12GP201/202 features a 17-bit by 17-bit, single-cycle multiplier. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication makes mixed-sign multiplication possible.

The PIC24HJ12GP201/202 supports 16/16 and 32/16 integer divide operations. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A multi-bit data shifter is used to perform up to a 16-bit, left or right shift in a single cycle.

PIC24HJ12GP201/202





FIGURE 2-1: PIC24HJ12GP201/202 CPU CORE BLOCK DIAGRAM



2.3 CPU Control Registers

REGISTER 2-1: SR: CPU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0			
—	_		_				DC			
bit 15		•				•	bit 8			
R/W-0 ⁽¹⁾	D (14) (2)	R/W-0 ⁽²⁾		D 444 0	D 444 0	D 444.0				
R/W-007	R/W-0 ⁽²⁾	R/W-0'-'	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
	IPL<2:0> ⁽²⁾		RA	N	OV	Z	C			
oit 7							bit			
_egend:										
C = Clear only	/ bit	R = Readable	e bit	U = Unimplei	mented bit, read	as '0'				
S = Set only b	it	W = Writable	bit	-n = Value at	POR					
1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown					
bit 15-9	Unimplemen	nted: Read as '	0'							
bit 8										
	1 = A carry-out from the 4th low-order bit (for byte-sized data) or 8th low-order bit (for word-sized of the result occurred									
of the result occurred 0 = No carry-out from the 4th low-order bit (for byte-sized data) or 8th low-order bit (for y										
	-	the result occur								
bit 7-5	IPL<2:0>: CF	atus bits ⁽²⁾								
		nterrupt Priority			pts disabled					
	110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13)									
100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11)										
	010 = CPU Interrupt Priority Level is 2 (10)									
		nterrupt Priority								
	000 = CPU I r	nterrupt Priority	Level is 0 (8))						
bit 4	RA: REPEAT	Loop Active bit	t							
		oop in progres								
		oop not in prog	ress							
bit 3	N: MCU ALU	•								
	1 = Result was	as negative as non-negative	e (zero or nos	itive)						
bit 2		U Overflow bit								
5.1.2			ithmetic (2's c	omplement). It	indicates an ove	erflow of the ma	anitude whic			
		gn bit to chang								
			gned arithmet	ic (in this arithr	metic operation)					
	0 = No overfl									
bit 1	Z: MCU ALU									
 1 = An operation which affects the Z bit has set it at some time in the past 0 = The most recent operation which affects the Z bit has cleared it (i.e., a non-zero result) 										
bit 0	C: MCU ALU	Carry/Borrow	bit							
					e result occurred	l				
	-	out from the M	-							
Le					RCON<3>) to fo 3> = 1. User ir					
0 . Th		tus hito ana nas								

2: The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).

REGISTER 2-2: CORCON: CORE CONTROL REGISTER	REGISTER 2-2:	CORCON: CORE CONTROL REGISTER
---	---------------	-------------------------------

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	—	—	—	—	—	—	_			
bit 15							bit 8			
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0			
		_	—	IPL3 ⁽¹⁾	PSV					
bit 7							bit 0			
Legend: C = Clear only bit										
R = Readable bit W = Writable bit -n = Value at POR '1' = Bit is set										
0' = Bit is cle	eared	ʻx = Bit is unki	nown	U = Unimplen	nented bit, read	d as '0'				
m bit 15-4	Unimplomor	tod: Dood oo '	<u>,</u> ,							
		nted: Read as '								
bit 3		nterrupt Priority								
		rrupt priority lev	•							
	0 = CPU inte	rrupt priority lev	el is 7 or les	S						
bit 2	PSV: Program	m Space Visibili	ty in Data Sp	bace Enable bit						
	1 = Program	space visible in	data space							
	0 = Program	space not visible	le in data spa	ace						
bit 1-0	Unimplemer	nted: Read as '	o'							
· · · · · · · · · · · · · · · · · · ·										

Note 1: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

2.4 Arithmetic Logic Unit (ALU)

The PIC24HJ12GP201/202 ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the *"dsPIC30F/33F Programmer's Reference Manual"* (DS70157) for information on the SR bits affected by each instruction.

The PIC24HJ12GP201/202 CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

2.4.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier, the ALU supports unsigned, signed or mixed-sign operation in several multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

2.4.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. Sixteen-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

2.4.3 MULTI-BIT DATA SHIFTER

The multi-bit data shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either a working register or a memory location.

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

3.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest PIC24H Family Reference Manual chapters.

The PIC24HJ12GP201/202 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.

3.1 Program Address Space

The program address memory space of the PIC24HJ12GP201/202 devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in **Section 3.4 "Interfacing Program and Data Memory Spaces"**.

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

The memory map for the PIC24HJ12GP201/202 device is shown in Figure 3-1.




FIGURE 3-1: PROGRAM MEMORY FOR PIC24HJ12GP201/202 DEVICES

3.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 3-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

3.1.2 INTERRUPT AND TRAP VECTORS

All PIC24HJ12GP201/202 devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at 0x000000, with the actual address for the start of code at 0x000002.

PIC24HJ12GP201/202 devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the many device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in **Section 6.1 "Interrupt Vector Table**".




FIGURE 3-2: PROGRAM MEMORY ORGANIZATION

3.2 Data Address Space

The PIC24HJ12GP201/202 CPU has a separate 16bit-wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps is shown in Figure 3-3.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 3.4.3 "Reading Data From Program Memory Using Program Space Visibility").

PIC24HJ12GP201/202 devices implement up to 30 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte will be returned.

3.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit-wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

3.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] devices and improve data space memory usage efficiency, the PIC24HJ12GP201/202 instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word that contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the instruction occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

3.2.3 SFR SPACE

The first 2 Kbytes of the near data space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the PIC24HJ12GP201/202 core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'. A complete listing of implemented SFRs, including their addresses, is shown in Table 3-1 through Table 3-21.

Note: The actual set of peripheral features and interrupts varies by the device. Refer to the corresponding device tables and pinout diagrams for device-specific information.

3.2.4 NEAR DATA SPACE

The 8 Kbyte area between 0x0000 and 0x1FFF is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an address pointer.

PIC24HJ12GP201/202




FIGURE 3-3: DATA MEMORY MAP FOR PIC24HJ12GP201/202 DEVICES WITH 1 KB RAM

	SFR																	All
SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Resets
WREG0	0000								Working Re	gister 0								0000
WREG1	0002								Working Re	gister 1								0000
WREG2	0004								Working Re	gister 2								0000
WREG3	0006		Working Register 3 00									0000						
WREG4	8000		Working Register 4 00								0000							
WREG5	000A								Working Re	gister 5								0000
WREG6	000C								Working Re	gister 6								0000
WREG7	000E								Working Re	gister 7								0000
WREG8	0010								Working Re	gister 8								0000
WREG9	0012								Working Re	gister 9								0000
WREG10	0014		Working Register 10 00								0000							
WREG11	0016		Working Register 11 0								0000							
WREG12	0018								Working Reg	gister 12								0000
WREG13	001A								Working Reg	gister 13								0000
WREG14	001C								Working Reg	gister 14								0000
WREG15	001E								Working Reg	gister 15								0800
SPLIM	0020							Sta	ck Pointer Li	mit Register								XXXX
PCL	002E			-		-	-	Program	n Counter Lo	w Word Reg	gister							0000
PCH	0030	—	_	—	—	—	—	—	—			Progra	m Counter	High Byte F	Register			0000
TBLPAG	0032	_		_	-	_	_	_	_			Table F	Page Addre	ss Pointer F	Register			0000
PSVPAG	0034	—	_	—	—	—	—	—	—		Progra	am Memory	Visibility P	age Addres	s Pointer Re	egister		0000
RCOUNT	0036	Repeat Loop Counter Register								XXXX								
SR	0042	—	_	—	—	—	—	—	DC	IPL2	IPL1	IPL0	RA	N	OV	Z	С	0000
CORCON	0044	—	_	—	—	—	—	—	—	_	—	—	—	IPL3	PSV	—	—	0000
DISICNT	0052	_	_						Disable	e Interrupts	Counter R	egister						XXXX
Logondi		waluo on Bo	aat - uni	imploment		'o' Deast			avadaaima									ı

TABLE 3-2: CHANGE NOTIFICATION REGISTER MAP FOR PIC24HJ12GP202

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE				CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	_	CN30IE	CN29IE	_	CN27IE			CN24IE	CN23IE	CN22IE	CN21IE					CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE		_	_	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	_	CN30PUE	CN29PUE	_	CN27PUE	_		CN24PUE	CN23PUE	CN22PUE	CN21PUE	_	_	_	_	CN16PUE	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

CHANGE NOTIFICATION REGISTER MAP FOR PIC24HJ12GP201 **TABLE 3-3:**

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	_	_	_	CN12IE	CN11IE			_	_		CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	—	CN30IE	CN29IE	_				-	CN23IE	CN22IE	CN21IE		-	_	_	_	0000
CNPU1	0068	_	—	_	CN12PUE	CN11PUE		_	_	_	-	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	_	CN30PUE	CN29PUE	_	_	_			CN23PUE	CN22PUE	CN21PUE	_		_	_	_	0000

TABLE 3-4: INTERRUPT CONTROLLER REGISTER MAP	TABLE 3-4:	INTERRUPT CONTROLLER REGISTER MAP
--	------------	-----------------------------------

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	_	—	-	_	—	—	_	_	DIV0ERR	—	MATHERR	ADDRERR	STKERR	OSCFAIL	—	0000
INTCON2	0082	ALTIVT	DISI	_	_	_	_	_	_	_	_	_	_	_	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	_	_	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	_	T1IF	OC1IF	IC1IF	INT0IF	0000
IFS1	0086	_	_	INT2IF	_	_	_	_	_	IC8IF	IC7IF	_	INT1IF	CNIF	_	MI2C1IF	SI2C1IF	0000
IFS4	008C	_	_	_	_	_	_	_	_	_	_	_	_	_	_	U1EIF	_	0000
IEC0	0094	_	_	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	_	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0096	_	_	INT2IE	_	_	_	_	_	IC8IE	IC7IE	_	INT1IE	CNIE	_	MI2C1IE	SI2C1IE	0000
IEC4	009C	_	_	_	_	_	_	_	_	_	_	_	_	_	_	U1EIE	_	0000
IPC0	00A4	—		T1IP<2:0>		_	(OC1IP<2:0	>	_		IC1IP<2:0>		_	11	NT0IP<2:0>	•	4444
IPC1	00A6	—		T2IP<2:0>	•	_	(OC2IP<2:0	>	_		IC2IP<2:0>		_	_	_	_	4444
IPC2	00A8	_	ι	J1RXIP<2:0)>	_	ŝ	SPI1IP<2:0)>	_		SPI1EIP<2:0	>	_		T3IP<2:0>		4444
IPC3	00AA	_	_	_	_	_	_	_	_	_		AD1IP<2:0>	•	_	U	1TXIP<2:0	>	4444
IPC4	00AC	_		CNIP<2:0>	`	_	_	_	_	_		MI2C1IP<2:0)>	_	S	2C1IP<2:0	>	4444
IPC5	00AE	_		IC8IP<2:0>	>	_		IC7IP<2:0	>	_	_	_	_	_	11	NT1IP<2:0>		4444
IPC7	00B2	—	_	_	_	_		—	_	_		INT2IP<2:0	>	_	_	_	_	4444
IPC16	00C4	—	_	—	—	_	_	—	_	—		U1EIP<2:0>	`	—	_	_	—	4444
INTTREG	00E0	—	_	—	—		ILR<3	8:0>>		—			VE	CNUM<6:0>				4444

_
U
Ω
\mathbf{O}
Ņ
4
と
N
G
P
N
Õ
Ŭ,
N
0

TABLE 3-5: TIMER REGISTER MAP SFR Name SER

DS70282B-page 24

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Register								XXXX
PR1	0102								Period F	Register 1								FFFF
T1CON	0104	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	_	TSYNC	TCS	_	0000
TMR2	0106								Timer2	Register								XXXX
TMR3HLD	0108						Time	er3 Holding	Register (for	32-bit timer	operations	only)						XXXX
TMR3	010A								Timer3	Register								XXXX
PR2	010C								Period F	Register 2								FFFF
PR3	010E								Period F	Register 3								FFFF
T2CON	0110	TON	—	TSIDL	_	—	_	—	—	_	TGATE	TCKP	S<1:0>	T32		TCS	_	0000
T3CON	0112	TON	—	TSIDL	—	-	—	—	—	—	TGATE	TCKP	S<1:0>	—	_	TCS	—	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3-6: INPUT CAPTURE REGISTER MAP

	•••••••••••••••••••••••••••••••••••••••					•••												
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140								Input 1 Capi	ture Register	r							XXXX
IC1CON	0142	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC2BUF	0144								Input 2 Capl	ture Registe	r							XXXX
IC2CON	0146	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC7BUF	0158								Input 7 Capl	ture Registe	r							XXXX
IC7CON	015A	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC8BUF	015C								Input 8Capt	ure Register	-							XXXX
IC8CON	015E	_	—	ICSIDL		—	—	_	—	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
			D			1 (1) D												

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3-7: **OUTPUT COMPARE REGISTER MAP**

SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0180							Output	Compare 1	Secondary F	Register							XXXX
0182		Output Compare 1 Register															XXXX
0184	_	_	OCSIDL	_		—	_	_	—	—	_	OCFLT	OCTSEL		0000		
0186							Output	Compare 2	Secondary F	Register							XXXX
0188							0	utput Comp	are 2 Regist	er							XXXX
018A	_	_	OCSIDL	_	_	_	—	_	—	—	—	OCFLT	OCTSEL		OCM<2:0>		0000
	Addr 0180 0182 0184 0186 0188 018A	Addr Bit 15 0180 - 0182 - 0184 0186 - 0188 - 018A	Addr Bit 15 Bit 14 0180	Addr Bit 15 Bit 14 Bit 13 0180 - - 0180 0182 - - OCSIDL 0184 - - OCSIDL 0186 - - - 0188 - - OCSIDL 0184 - - OCSIDL	Addr Bit 15 Bit 14 Bit 13 Bit 12 0180 - - 0180 - - 0180 - - 0182 - - 0184 - - 00CSIDL - - 0186 - - 0188 - - 00CSIDL - - 0188 - - 00CSIDL - - - 00CSIDL -	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 0180	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 0180	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 0180	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0180	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 0180 Output Compare 1 Secondary F 0182 Output Compare 1 Regist 0184 — — OCSIDL — — — — 0186 — — Output Compare 2 Secondary F 0188 — Output Compare 2 Regist	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 0180	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 0180 Output Compare 1 Secondary Register 0180 Output Compare 1 Secondary Register 0184 - - OCSIDL -<	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 0180	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 0180	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 0180 Output Compare 1 Secondary Register 0180 Output Compare 1 Secondary Register 0184 - - OCSIDL - - - - OCSIDL OCSIDL - - - - OUtput Compare 2 Register OCSIDL -	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 0180	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 00180

TABLE 3-8: I2C1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
I2C1RCV	0200	_	_	_	_	_	_	—	_				Receive	Register				0000	
I2C1TRN	0202	_	_	_	_	_	_	_	_	Transmit Register									
I2C1BRG	0204	_	_	_	_	_	_	_				Baud Rat	te Generato	r Register				0000	
I2C1CON	0206	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000	
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000	
I2C1ADD	020A	_	_	_	_	_	_					Address	Register					0000	
I2C1MSK	020C	—		_	_	—	_			Address Register Address Mask Register									

Legend: x = unknown value on Reset, -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3-9: UART1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	—	USIDL	IREN	RTSMD		UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEI	_<1:0>	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	-	_	_		_	_	_				UART	Transmit Re	gister				XXXX
U1RXREG	0226	_	_	_	_	—	_	_				UART	Receive Re	gister				0000
U1BRG	0228							Bau	d Rate Ger	nerator Presc	aler							0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3-10: SPI1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	—	SPISIDL	_	—	—	_	—		SPIROV	—	_	—	_	SPITBF	SPIRBF	0000
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	_	_	_	FRMDLY		0000
SPI1BUF	0248							SPI1 Trans	mit and Rec	eive Buffer	Register							0000

TABLE 3-11: PERIPHERAL PIN SELECT INPUT REGISTER MAP

														— Ö — — —				
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	0680		—	—			INT1R<4:0>			—	_	—		—	—	_	—	1F00
RPINR1	0682		_	_	—		_			—	_	_			INT2R<4:0>	,		001F
RPINR3	0686	-	_	_		٦	[3CKR<4:0	>		_	_	_		٦	2CKR<4:0	>		1F1F
RPINR7	068E	_	_	_			IC2R<4:0>			_	_	_			IC1R<4:0>			1F1F
RPINR10	0694	_	_	_			IC8R<4:0>			_	_	_			IC7R<4:0>			1F1F
RPINR11	0696	_	_	_	_	_	_	_	_	_	_	_		C	DCFAR<4:0	>		001F
RPINR18	06A4	_	_	_		U	1CTSR<4:0)>		_	_	_		ι	J1RX <r4:0< td=""><td>></td><td></td><td>1F1F</td></r4:0<>	>		1F1F
RPINR20	06A8	_	_	_		S	SCK1R<4:0	>		_	_	_		:	SDI1R<4:0>	•		1F1F
RPINR21	06AA	_	_	_	_	_	_	_	_	_	_	_			SS1R<4:0>			001F
	•		-															•

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3-12: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR PIC24HJ12GP202

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06C0		—				RP1R<4:0>			_		_			RP0R<4:0>			0000
RPOR1	06C2		_				RP3R<4:0>			_		_			RP2R<4:0>			0000
RPOR2	06C4		_				RP5R<4:0>			_		_			RP4R<4:0>			0000
RPOR3	06C6		_				RP7R<4:0>			_		_			RP6R<4:0>			0000
RPOR4	06C8		_				RP9R<4:0>			_		_			RP8R<4:0>			0000
RPOR5	06CA		_			F	RP11R<4:0>	>		_		_		I	RP10R<4:0	>		0000
RPOR6	06CC	_	_	_		F	RP13R<4:0	>		_	_	_			RP12R<4:0	>		0000
RPOR7	06CE	_	_			F	RP15R<4:0	>		_		_		I	RP14R<4:0	>		0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3-13: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR PIC24HJ12GP201

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06C0	_	_	_			RP1R<4:0>			—	_	_			RP0R<4:0>			0000
RPOR2	06C4	-	_	_	_	_	_	_	_	_	_	_			RP4R<4:0>			0000
RPOR3	06C6	-	_	_			RP7R<4:0>			_	_	_	_	_	_	_	_	0000
RPOR4	06C8	_	_	_			RP9R<4:0>			_	_	_			RP8R<4:0>			0000
RPOR7	06CE	_	_	_		F	RP15R<4:0>	>		_	—	_		F	RP14R<4:0	>		0000

TABLE 3-14: ADC1 REGISTER MAP FOR PIC24HJ12GP201

IADLE 3-1	14. /	ADCIK	EGIST		FURFIC	•24NJ1/	2GF20	1										
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Data	Buffer 0								XXXX
ADC1BUF1	0302								ADC Data	Buffer 1								XXXX
ADC1BUF2	0304								ADC Data	Buffer 2								XXXX
ADC1BUF3	0306								ADC Data	Buffer 3								XXXX
ADC1BUF4	0308								ADC Data	Buffer 4								XXXX
ADC1BUF5	030A								ADC Data	Buffer 5						_		XXXX
ADC1BUF6	030C								ADC Data	Buffer 6								XXXX
ADC1BUF7	030E														XXXX			
ADC1BUF8	0310		ADC Data Buffer 8													XXXX		
ADC1BUF9	0312								ADC Data	Buffer 9								XXXX
ADC1BUFA	0314								ADC Data I	Buffer 10								XXXX
ADC1BUFB	0316								ADC Data	Buffer 11								XXXX
ADC1BUFC	0318								ADC Data I	Buffer 12								XXXX
ADC1BUFD	031A								ADC Data I	Buffer 13								xxxx
ADC1BUFE	031C								ADC Data I	Buffer 14								xxxx
ADC1BUFE	031E								ADC Data I	Buffer 15								xxxx
AD1CON1	0320	ADON	—	ADSIDL	—	—	AD12B	FOR	M<1:0>	5	SSRC<2:0>	> -	_	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322		VCFG<2:0>	<u>}</u>	_	—	CSCNA		'S<1:0>	BUFS	_		SMPI			BUFM	ALTS	0000
AD1CON3	0324	ADRC	_	—	·	S	SAMC<4:0>		!	_	—			ADCS			 	0000
AD1CHS123	0326	—	_	—	_	—			CH123SB	—	—	—	_	—	CH123N		CH123SA	0000
AD1CHS0	0328	CH0NB	_			CH0SB<4:0> CH0NA — — CH0SA<4 — — — — PCFG5 PCFG4 PCFG3 PCFG2									1	20500	0000	
AD1PCFGL	032C	—	_	—	—	<u> </u>		<u> </u>								PCFG1	PCFG0	0000
AD1CSSL	0330	—	—	—		<u> </u>	—		—		—	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000

IABLE 3-1	15: A	ADC'I R	EGISI		FURP	1024HJ	12GP2	02						00				
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	∃ Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Dat	a Buffer 0								XXXX
ADC1BUF1	0302								ADC Dat	a Buffer 1								XXXX
ADC1BUF2	0304								ADC Dat	a Buffer 2								XXXX
ADC1BUF3	0306								ADC Dat	a Buffer 3								XXXX
ADC1BUF4	0308								ADC Dat	a Buffer 4								XXXX
ADC1BUF5	030A								ADC Dat	a Buffer 5								XXXX
ADC1BUF6	030C								ADC Dat	a Buffer 6								XXXX
ADC1BUF7	030E								ADC Dat	a Buffer 7								XXXX
ADC1BUF8	0310								ADC Dat	a Buffer 8								XXXX
ADC1BUF9	0312								ADC Dat	a Buffer 9								XXXX
ADC1BUFA	0314								ADC Data	a Buffer 10								XXXX
ADC1BUFB	0316								ADC Data	a Buffer 11								XXXX
ADC1BUFC	0318								ADC Data	a Buffer 12								XXXX
ADC1BUFD	031A								ADC Data	a Buffer 13								XXXX
ADC1BUFE	031C								ADC Data	a Buffer 14								XXXX
ADC1BUFF	031E								ADC Data	a Buffer 15								XXXX
AD1CON1	0320	ADON	—	ADSIDL	_	—	AD12B	FOR	M<1:0>	5	SSRC<2:0	>	_	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	١	/CFG<2:0>	>		_	CSCNA	CHP	S<1:0>	BUFS	_		SMPI	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC		—		-	SAMC<4:0	>	_	—	_		_	ADCS	S<5:0>		_	0000
AD1CHS123	0326	—	_	—	—	—	CH123	VB<1:0>	CH123SB	—	—	—	—	—	CH123N	VA<1:0>	CH123SA	0000
AD1CHS0	0328	CH0NB	—	—			CH0SB<4:0)>		CH0NA	—	—		CH0SA<4:0>			0000	
AD1PCFGL	032C	_	_	_		_	_	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330	—	_	—	—	—	—	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000

PIC24HJ12GP201/202

TABLE 3-15: ADC1 REGISTER MAP FOR PIC24HJ12GP202

TABLE 3-16: PORTA REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	—	_	_	_	_	_	_	-	_	—	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	001F
PORTA	02C2	_	_	_	_	_	_	_	_	_	_	_	RA4	RA3	RA2	RA1	RA0	XXXX
LATA	02C4	_	_	_	_	_	_	_	_	_	_	_	LATA4	LATA3	LATA2	LATA1	LATA0	XXXX
ODCA	02C6	_	—	_	_	_	_	_	_	_	_	_	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0	xxxx

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3-17: PORTB REGISTER MAP FOR PIC24HJ12GP202

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
PORTB	02CA	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX
LATB	02CC	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	XXXX
ODCB	02CE	ODCB15	ODCB14	ODCB13	ODCB12	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCB2	ODCB1	ODCB0	XXXX

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3-18: PORTB REGISTER MAP FOR PIC24HJ12GP201

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8	TRISB15	TRISB14	_	_	—	—	TRISB9	TRISB8	TRISB7	_	_	TRISB4	_	—	TRISB1	TRISB0	C393
PORTB	02CA	RB15	RB14	_	_	_	_	RB9	RB8	RB7	-	_	RB4	_	_	RB1	RB0	XXXX
LATB	02CC	LATB15	LATB14	_	_	—	—	LATB9	LATB8	LATB7			LATB4		—	LATB1	LATB0	XXXX
ODCB	02CE	ODCB15	ODCB14	_	_	_	—	ODCB9	ODCB8	ODCB7			ODCB4		—	ODCB1	ODCB0	XXXX

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3-19: SYSTEM CONTROL REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR			—		CM	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	_{XXXX} (1)
OSCCON	0742		(COSC<2:0	>	—	1	NOSC<2:0	>	CLKLOCK	IOLOCK	LOCK	_	CF		LPOSCEN	OSWEN	₀₃₀₀ (2)
CLKDIV	0744	ROI	[DOZE<2:0>	`	DOZEN	F	RCDIV<2:0)>	PLLPOS	T<1:0>	—		F	PLLPRE<4:	:0>		0040
PLLFBD	0746	_	_	_	_	_	_	_				PLLDIV<8:0>				0030		
OSCTUN	0748	_	_	_	_	_	_	_	_	_				TUN	l<5:0>			0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values dependent on type of Reset.

2: OSCCON register Reset values dependent on the FOSC Configuration bits and by type of Reset.

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR		—	_			_	ERASE	_	_		NVMO	P<3:0>		₀₀₀₀ (1)
NVMKEY	0766			—		—		_	_				NVMKE	Y<7:0>				0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.

TABLE 3-21: PMD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770		_	T3MD	T2MD	T1MD	—		_	I2C1MD		U1MD	_	SPI1MD	_	_	AD1MD	0000
PMD2	0772	IC8MD	IC7MD	_	_	_	-	IC2MD	IC1MD	_	-	_	_	_	_	OC2MD	OC1MD	0000

PIC24HJ12GP201/202

3.2.5 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the PIC24HJ12GP201/202 devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 3-4. For a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.


Note:	A PC push during exception processing									
	concatenates the SRL register to the MSB									
	of the PC prior to the push.									

www.DataSheet4U.co/The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned.

When an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. For example, to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value 0x1FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.



3.2.6 DATA RAM PROTECTION FEATURE

The PIC24H product family supports Data RAM protection features that enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code when enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code when enabled. See Table 3-1 for an overview of the BSRAM and SSRAM SFRs.

3.3 Instruction Addressing Modes

The addressing modes shown in Table 3-22 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

3.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

3.3.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 < function> Operand 2

where Operand 1 is always a working register (that is, the addressing mode can only be register direct), which is referred to as Wb. Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- · Register Indirect Post-Modified
- · Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

TABLE 3-22: FUNDAMENTAL ADDRESSING MODES SUPPORTED

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the Effective Address (EA.)
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

3.3.3 MOVE (MOV) INSTRUCTION

Move instructions provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, MOV instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note: For the MOV instructions, the addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (Register Offset) field is shared by both source and destination (but typically only used by one). In summary, the following addressing modes are supported by move instructions:

- Register Direct
- Register Indirect
- · Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note:	Not all instructions support all the address- ing modes given above. Individual instruc-
	tions may support different subsets of these addressing modes.

3.3.4 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

3.4 Interfacing Program and Data Memory Spaces

The PIC24HJ12GP201/202 architecture uses a 24-bitwide program space and a 16-bit-wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the PIC24HJ12GP201/ 202 architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. The application can only access the least significant word of the program word.

3.4.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.


Table 3-23 and Figure 3-5 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, and D<15:0> refers to a data space word.

	Access		Progra	n Space A	ddress	
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>
Instruction Access	User	0		PC<22:1>		0
(Code Execution)			0xx xxxx x	xxx xxx		
TBLRD/TBLWT	User	TB	LPAG<7:0>		Data EA<15:0>	
(Byte/Word Read/Write)		0	XXX XXXX	XXXX XXX	** ****	
	Configuration	TB	LPAG<7:0>		Data EA<15:0>	
		1	XXX XXXX	XXXX XX	xxx xxxx xxxx	
Program Space Visibility	User	0	PSVPAG<7	':0>	Data EA<14:	0> ⁽¹⁾
(Block Remap/Read)		0	XXXX XXXX	ζ	XXX XXXX XXXX	XXXX

TABLE 3-23: PROGRAM SPACE ADDRESS CONSTRUCTION

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

PIC24HJ12GP201/202



3.4.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit-wide word address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space that contains the least significant

access the space that contains the least significant data word. $\tt TBLRDH$ and $\tt TBLWTH$ access the space that contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

• TBLRDL (Table Read Low): In Word mode, this instruction maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).

In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.

• TBLRDH (Table Read High): In Word mode, this instruction maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom byte', will always be '0'.

In Byte mode, this instruction maps the upper or lower byte of the program word to D<7:0> of the data address, as in the TBLRDL instruction. Note that the data will always be '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in **Section 4.0 "Flash Program Memory"**.

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.




FIGURE 3-6: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

3.4.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions (such as TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address 8000h and higher maps directly into a corresponding program memory address (see Figure 3-7), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note:	PSV access is temporarily disabled during	
	table reads/writes.	

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, and are executed inside a REPEAT loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the ${\tt REPEAT}$ loop will allow the instruction using PSV to access data to execute in a single cycle.




FIGURE 3-7: PROGRAM SPACE VISIBILITY OPERATION

4.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest PIC24H Family Reference Manual chapters.

The PIC24HJ12GP201/202 devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming[™] (ICSP[™]) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows a PIC24HJ12GP201/202 device to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGC1/PGD1, PGC2/PGD2 or PGC3/PGD3), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user application can write program memory data either in blocks or 'rows' of 64 instructions (192 bytes) at a time or a single program memory word, and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.


4.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits <7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 4-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.





4.2 RTSP Operation

The PIC24HJ12GP201/202 Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. The 8-row erase pages and single row write rows are edge-aligned from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers sequentially. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.

All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

4.3 Control Registers

Two SFRs are used to read and write the program Flash memory:

• NVMCON: Flash Memory Control Register

• NVMKEY: NonVolatile Memory Key Register

The NVMCON register (Register 4-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY (Register 4-2) is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 55h and AAh to the NVMKEY register. Refer to **Section 4.4** "**Programming Operations**" for further details.

4.4 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. A programming operation is nominally 4 ms in duration and the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

REGISTER 4-1: NVMCON: FLASH MEMORY CONTROL REGISTER

R/SO-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	U-0	U-0	U-0	U-0	U-0			
WR	WREN	WRERR	_	_		_	_			
bit 15							bit			
U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾			
—	ERASE	—	—		NVMO	P<3:0> ⁽²⁾				
bit 7							bit			
Legend:		SO = Satiable	only hit							
R = Readat	ole hit	W = Writable		II – Unimple	mented bit, rea	d as '0'				
n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	nown			
					arcu					
bit 15	WR: Write Cont	trol bit								
	1 = Initiates a		program or	erase operatio	n. The operation	on is self-timed	and the bit			
	cleared by	hardware once	operation is	complete.						
	0 = Program or	-	on is complete	e and inactive						
bit 14	WREN: Write E									
	1 = Enable Flag									
L:1 40	0 = Inhibit Flas		-							
bit 13		-	equence Error Flag bit program or erase sequence attempt or termination has occurred (bit is set							
		illy on any set a			111111111111111111111111111111111111111		BEL			
	0 = The progra									
bit 12-7	Unimplemente	d: Read as '0'								
bit 6	ERASE: Erase/	Program Enab	e bit							
	1 = Perform the 0 = Perform the						t			
bit 5-4	Unimplemente	d: Read as '0'								
bit 3-0	NVMOP<3:0>:	NVM Operation	n Select bits ⁽²	2)						
	If ERASE = 1:									
	1111 = Memory									
	1101 = Erase C 1100 = Erase S									
	0011 = No ope	Ų	L.							
	0010 = Memory	y page erase op	peration							
	0001 = No ope									
	0000 = Erase a		ration registe	er byte						
	<u>If ERASE = 0:</u>									
	1111 = No operation 1101 = No operation									
	1100 = No ope									
	0011 = Memory	y word program	operation							
	0010 = No ope									
	0001 = Memory 0000 = Program			ister bvte						
	These bits can on	-								
2: /	All other combinat	lions of NVMOF	<3:0> are ur	nimplemented.						

-		W = Writable	-	U = Unimple	mented bit, re	ad as '0'	
Legend:		SO = Satiable	only bit				
							DIL
bit 7							bit
			NVM	<ey<7:0></ey<7:0>			
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
bit 15							DI
bit 15							bi
	_	_	_	_	_		_
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0

REGISTER 4-2: NVMKEY: NONVOLATILE MEMORY KEY REGISTER

bit 15-8 Unimplemented: Read as '0'

bit 7-0 NVMKEY<7:0>: Key Register (write-only) bits

4.4.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

Programmers can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 4-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to ⁽⁰⁰¹⁰⁾ to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
 - c) Write 55h to NVMKEY.
 - d) Write AAh to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 4-2).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 55h to NVMKEY.
 - c) Write AAh to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 4-3.

EXAMPLE 4-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCON for block erase operation	
MOV #0x4042, W0	;
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0	; Initialize in-page EA[15:0] pointer
TBLWTL WO, [WO]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	;
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

ww.DataSheet4U.com

EXAMPLE 4-2: LOADING THE WRITE BUFFERS

	;	-	N for row programming opera	ati	ons
		MOV	#0x4001, W0	;	
		MOV			Initialize NVMCON
					nory location to be written
	;		ry selected, and writes ena	abl	ed
			#0x0000, W0	;	
			-		Initialize PM Page Boundary SFR
					An example program memory address
			TBLWT instructions to write	e t	he latches
	;	Oth_program_			
			#LOW_WORD_0, W2	;	
			#HIGH_BYTE_0, W3	;	
					Write PM low word into program latch
				;	Write PM high byte into program latch
eet4	Jic	_lst_program_			
			#LOW_WORD_1, W2	;	
			#HIGH_BYTE_1, W3	;	
					Write PM low word into program latch
			W3, [W0++]	;	Write PM high byte into program latch
	;	2nd_program	—		
			`	;	
			#HIGH_BYTE_2, W3	;	
					Write PM low word into program latch
		TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
		•			
		•			
		•			
	;	63rd_program	—		
				;	
			#HIGH_BYTE_31, W3	;	
					Write PM low word into program latch
		TBLWTH	W3, [W0++]	;	Write PM high byte into program latch

EXAMPLE 4-3: INITIATING A PROGRAMMING SEQUENCE

DISI		Block all interrupts with priority <7 for next 5 instructions
MOV	#0x55, W0	
MOV		Write the 55 key
MOV	#0xAA, W1 ;	
MOV		Write the AA key
BSET	NVMCON, #WR ;	Start the erase sequence
NOP	-	Insert two NOPs after the
NOP	;	erase command is asserted

5.0 RESETS

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest Family Reference Manual PIC24H chapters.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- · WDTO: Watchdog Timer Reset
- TRAPR: Trap Conflict Reset
- · IOPUWR: Illegal Opcode, Uninitialized W Register Reset, and Security Reset
- CM: Configuration Mismatch Reset

A simplified block diagram of the Reset module is shown in Figure 5-1.

Any active source of Reset makes the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.

Refer to the specific peripheral or CPU Note: section of this manual for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 5-1). A POR will clear all bits, except for the POR bit (RCON<0>), that are set. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.




FIGURE 5-1: RESET SYSTEM BLOCK DIAGRAM **REGISTER 5-1:**

RCON: RESET CONTROL REGISTER⁽¹⁾

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
TRAPR	IOPUWR	—	_	_	_	СМ	VREGS
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	oit	U = Unimplei	mented bit, read	as '0'	
n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown
bit 15 bit 14	1 = A Trap Co 0 = A Trap Co IOPUWR: Ille 1 = An illega Address	Pointer caused	s not occurre Uninitialized ' ction, an illeg a Reset	W Access Res gal address m	ode or uninitiali	zed W registe	er used as a
bit 13-10	•	l opcode or unir ited: Read as '0		leset has not o	ccurred		
bit 9	CM: Configur 1 = A configu	ation Mismatch ration mismatcl ration mismatcl	Flag bit n Reset has c				
bit 8	•	age Regulator S					
		egulator is active egulator goes in			еер		
bit 7		nal Reset (MCL	,				
		Clear (pin) Res Clear (pin) Res					
bit 6		ire Reset (Instru	, 0				
		instruction has instruction has					
bit 5		oftware Enable/					
	1 = WDT is e 0 = WDT is d	nabled					
bit 4		hdog Timer Tim	e-out Flag bi	t			
	1 = WDT time	e-out has occur e-out has not oc	red				
bit 3							
	SLEEP: Wake-up from Sleep Flag bit 1 = Device has been in Sleep mode 0 = Device has not been in Sleep mode						
bit 2		up from Idle Fla	•				
–		as in Idle mode	0				
	0 = Device wa	as not in Idle m	ode				
	of the Reset sta use a device Re		set or cleare	d in software. S	Setting one of the	ese bits in soft	ware does no
2: If t	he FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the						

SWDTEN bit setting.

REGISTER 5-1: RCON: RESET CONTROL REGISTER⁽¹⁾

- bit 1 BOR: Brown-out Reset Flag bit 1 = A Brown-out Reset has occurred
 - 0 = A Brown-out Reset has occurred
- bit 0 **POR:** Power-on Reset Flag bit
 - 1 = A Power-up Reset has occurred
 - 0 = A Power-up Reset has not occurred
- **Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

ww.DataSheet4U.com

TABLE 5-1: RESET FLAG BIT OPERATION⁽¹⁾

Flag Bit	Setting Event	Clearing Event
TRAPR (RCON<15>)	Trap conflict event	POR, BOR
IOPUWR (RCON<14>)	Illegal opcode or uninitialized W register access	POR, BOR
CM (RCON<9>)	Configuration mismatch	POR, BOR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET instruction	POR, BOR
WDTO (RCON<4>)	WDT time-out	PWRSAV instruction, POR, BOR, CLRWDT instruction
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR, BOR
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR, BOR
BOR (RCON<1>)	BOR	—
POR (RCON<0>)	POR	—

Note 1: All Reset flag bits may be set or cleared by the user software.

5.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen as shown in Table 5-2. If clock switching is disabled, the system clock source is always selected according to the oscillator Configuration bits. Refer to **Section 7.0 "Oscillator Configuration"** for further details.

TABLE 5-2: OSCILLATOR SELECTION vs. TYPE OF RESET (CLOCK SWITCHING ENABLED)

	Reset Type	Clock Source Determinant			
heet4	POR	Oscillator Configuration bits			
	BOR	(FNOSC<2:0>)			
	MCLR	COSC Control bits			
	WDTR	(OSCCON<14:12>)			
	SWR				

5.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 5-3. The system Reset signal, SYSRST, is released after the POR and PWRT delay times expire.

The time at which the device actually begins to execute code also depends on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

Reset Type	Reset Type Clock Source SYSRST Delay		System Clock Delay	FSCM Delay	Notes			
POR	EC, FRC, LPRC	TPOR + TSTARTUP + TRST	_	_	1, 2, 3			
	ECPLL, FRCPLL	TPOR + TSTARTUP + TRST	TLOCK	TFSCM	1, 2, 3, 5, 6			
	XT, HS, SOSC	TPOR + TSTARTUP + TRST	Tost	TFSCM	1, 2, 3, 4, 6			
	XTPLL, HSPLL	TPOR + TSTARTUP + TRST	TOST + TLOCK	TFSCM	1, 2, 3, 4, 5, 6			
BOR	EC, FRC, LPRC	Tstartup + Trst	_	_	3			
	ECPLL, FRCPLL	TSTARTUP + TRST	TLOCK	TFSCM	3, 5, 6			
	XT, HS, SOSC	TSTARTUP + TRST	Tost	TFSCM	3, 4, 6			
	XTPLL, HSPLL	TSTARTUP + TRST	TOST + TLOCK	TFSCM	3, 4, 5, 6			
MCLR	Any Clock	Trst	_	_	3			
WDT	Any Clock	Trst	_	_	3			
Software	Any Clock	Trst	_	_	3			
Illegal Opcode	Any Clock	Trst	—	_	3			
Uninitialized W	Any Clock	Trst	—	_	3			
Trap Conflict	Any Clock	Trst	—	_	3			

TABLE 5-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

Note 1: TPOR = Power-on Reset delay (10 μ s nominal).

- **2:** TSTARTUP = Conditional POR delay of 20 μs nominal (if on-chip regulator is enabled) or 64 ms nominal Power-up Timer delay (if regulator is disabled). TSTARTUP is also applied to all returns from powered-down states, including waking from Sleep mode, only if the regulator is enabled.
- **3**: TRST = Internal state Reset time (20 μ s nominal).
- **4:** TOST = Oscillator Start-up Timer. A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.
- **5**: TLOCK = PLL lock time (20 μ s nominal).
- **6:** TFSCM = Fail-Safe Clock Monitor delay (100 μ s nominal).

5.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) have a relatively long start-up time. Therefore, <u>one or more of the following conditions</u> is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

5.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it begins to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device automatically switches to the FRC oscillator and the user application can switch to the desired crystal oscillator in the Trap Service Routine.

5.2.2.1 FSCM Delay for Crystal and PLL Clock Sources

When the system clock source is provided by a crystal oscillator and/or the PLL, a short delay, TFSCM, is automatically inserted after the POR and PWRT delay times. The FSCM does not begin to monitor the system clock source until this delay expires. The FSCM delay time is nominally 500 μ s and provides additional time for the oscillator and/or PLL to stabilize. In most cases, the FSCM delay prevents an oscillator failure trap at a device Reset when the PWRT is disabled.

5.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function, and their Reset values are specified in each section of this manual. The Reset value for each SFR does not depend on the type of Reset, with the exception of two registers:

- The Reset value for the Reset Control register, RCON, depends on the type of device Reset.
- The Reset value for the Oscillator Control register, OSCCON, depends on the type of Reset and the programmed values of the Oscillator Configuration bits in the FOSC Configuration register.

PIC24HJ12GP201/202

NOTES:

ww.DataSheet4U.com

6.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest PIC24H Family Reference Manual chapters.

The PIC24HJ12GP201/202 interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24HJ12GP201/202 CPU. It has the following features:

- Up to 8 processor exceptions and software traps
- 7 user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

6.1 Interrupt Vector Table

The Interrupt Vector Table is shown in Figure 6-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of 8 nonmaskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

PIC24HJ12GP201/202 devices implement up to 21 unique interrupts and 4 nonmaskable traps. These are summarized in Table 6-1 and Table 6-2.

6.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 6-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

6.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24HJ12GP201/202 device clears its registers in response to a Reset, which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. The user application can use a GOTO instruction at the Reset address which redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

PIC24HJ12GP201/202

FIGURE 6-1: PIC24HJ12GP201/202 INTERRUPT VECTOR TABLE

]					
			Reset – GOTO Instruction	0x000000	
			Reset – GOTO Address	0x000002	
			Reserved	0x000004	
			Oscillator Fail Trap Vector	1	
			Address Error Trap Vector	1	
			Stack Error Trap Vector		
			Math Error Trap Vector		
			Reserved		
			Reserved		
			Reserved		
			Interrupt Vector 0	0x000014	
			Interrupt Vector 1		
			~		
DataSheet4	J.com		~		
			~		
			Interrupt Vector 52	0x00007C	
			Interrupt Vector 53	0x00007E	Interrupt Vector Table (IVT) ⁽¹⁾
		ity	Interrupt Vector 54	0x000080	
		lö	~	1	
		Decreasing Natural Order Priority	~		
		de.	~		
		ō	Interrupt Vector 116	0x0000FC	
		Iral	Interrupt Vector 117	0x0000FE	
		latı	Reserved	0x000100	
		D D	Reserved	0x000102	
		sin	Reserved		
		ea	Oscillator Fail Trap Vector		
		ecr	Address Error Trap Vector		
			Stack Error Trap Vector		
			Math Error Trap Vector		
			Reserved		1
			Reserved		
			Reserved		
			Interrupt Vector 0	0x000114	
			Interrupt Vector 1		
			~		
			~		Alternate Interrupt Vector Table (AIVT) ⁽¹⁾
				0x00017C	Alternate interrupt vector rable (AIVT).
			Interrupt Vector 53	0x00017C	
			Interrupt Vector 53	0x00017E	
			~	0,000,000	
			~		
			~	1	
			Interrupt Vector 116	-	+
			Interrupt Vector 117	0x0001FE	
		V	Start of Code	0x000200	
		Note	1: See Table 6-1 for the list of implement	nted interrupt v	vectors.

Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source
8	0	0x000014	0x000114	INT0 – External Interrupt 0
9	1	0x000016	0x000116	IC1 – Input Compare 1
10	2	0x000018	0x000118	OC1 – Output Compare 1
11	3	0x00001A	0x00011A	T1 – Timer1
12	4	0x00001C	0x00011C	Reserved
13	5	0x00001E	0x00011E	IC2 – Input Capture 2
14	6	0x000020	0x000120	OC2 – Output Compare 2
15	7	0x000022	0x000122	T2 – Timer2
16	8	0x000024	0x000124	T3 – Timer3
17	9	0x000026	0x000126	SPI1E – SPI1 Error
18	10	0x000028	0x000128	SPI1 – SPI1 Transfer Done
19	11	0x00002A	0x00012A	U1RX – UART1 Receiver
20	12	0x00002C	0x00012C	U1TX – UART1 Transmitter
21	13	0x00002E	0x00012E	ADC1 – ADC 1
22	14	0x000030	0x000130	Reserved
23	15	0x000032	0x000132	Reserved
24	16	0x000034	0x000134	SI2C1 – I2C1 Slave Events
25	17	0x000036	0x000136	MI2C1 – I2C1 Master Events
26	18	0x000038	0x000138	Reserved
27	19	0x00003A	0x00013A	Change Notification Interrupt
28	20	0x00003C	0x00013C	INT1 – External Interrupt 1
29	21	0x00003E	0x00013E	Reserved
30	22	0x000040	0x000140	IC7 – Input Capture 7
31	23	0x000042	0x000142	IC8 – Input Capture 8
32	24	0x000044	0x000144	Reserved
33	25	0x000046	0x000146	Reserved
34	26	0x000048	0x000148	Reserved
35	27	0x00004A	0x00014A	Reserved
36	28	0x00004C	0x00014C	Reserved
37	29	0x00004E	0x00014E	INT2 – External Interrupt 2
38	30	0x000050	0x000150	Reserved
39	31	0x000052	0x000152	Reserved
40	32	0x000054	0x000154	Reserved
41	33	0x000056	0x000156	Reserved
42	34	0x000058	0x000158	Reserved
43	35	0x00005A	0x00015A	Reserved
44	36	0x00005C	0x00015C	Reserved
45	37	0x00005E	0x00015E	Reserved
46	38	0x000060	0x000160	Reserved
47	39	0x000062	0x000162	Reserved
48	40	0x000064	0x000164	Reserved
49	41	0x000066	0x000166	Reserved
50	42	0x000068	0x000168	Reserved
51	43	0x00006A	0x00016A	Reserved
52	44	0x00006C	0x00016C	Reserved
53	45	0x00006E	0x00016E	Reserved

TABLE 6-1: INTERRUPT VECTORS

Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source
54	46	0x000070	0x000170	Reserved
55	47	0x000072	0x000172	Reserved
56	48	0x000074	0x000174	Reserved
57	49	0x000076	0x000176	Reserved
58	50	0x000078	0x000178	Reserved
59	51	0x00007A	0x00017A	Reserved
60	52	0x00007C	0x00017C	Reserved
61	53	0x00007E	0x00017E	Reserved
4U.com 62	54	0x000080	0x000180	Reserved
63	55	0x000082	0x000182	Reserved
64	56	0x000084	0x000184	Reserved
65	57	0x000086	0x000186	Reserved
66	58	0x000088	0x000188	Reserved
67	59	0x00008A	0x00018A	Reserved
68	60	0x00008C	0x00018C	Reserved
69	61	0x00008E	0x00018E	Reserved
70	62	0x000090	0x000190	Reserved
71	63	0x000092	0x000192	Reserved
72	64	0x000094	0x000194	Reserved
73	65	0x000096	0x000196	U1E – UART1 Error
74	66	0x000098	0x000198	Reserved
75	67	0x00009A	0x00019A	Reserved
76	68	0x00009C	0x00019C	Reserved
77	69	0x00009E	0x00019E	Reserved
78	70	0x0000A0	0x0001A0	Reserved
79	71	0x0000A2	0x0001A2	Reserved
80-125	72-117	0x0000A4- 0x0000FE	0x0001A4- 0x0001FE	Reserved

TABLE 6-1: INTERRUPT VECTORS (CONTINUED)

TABLE 6-2: TRAP VECTORS

Vector Number	IVT Address	AIVT Address	Trap Source
0	0x000004	0x000104	Reserved
1	0x000006	0x000106	Oscillator Failure
2	0x00008	0x000108	Address Error
3	0x00000A	0x00010A	Stack Error
4	0x00000C	0x00010C	Math Error
5	0x00000E	0x00010E	Reserved
6	0x000010	0x000110	Reserved
7	0x000012	0x000112	Reserved

6.3 Interrupt Control and Status Registers

PIC24HJ12GP201/202 devices implement a total of 17 registers for the interrupt controller:

- Interrupt Control Register 1 (INTCON1)
- Interrupt Control Register 2 (INTCON2)
- Interrupt Flag Status Registers (IFSx)
- Interrupt Enable Control Registers (IECx)
- Interrupt Priority Control Registers (IPCx)
- Interrupt Control and Status Register (INTTREG)

6.3.1 INTCON1 AND INTCON2

^{et4U.co} Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

6.3.2 IFSx

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

6.3.3 IECx

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

6.3.4 IPCx

The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

6.3.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VECNUM<6:0>) and Interrupt level (ILR<3:0>) bit fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 6-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0>, and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

6.3.6 STATUS REGISTERS

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality:

- The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user can change the current CPU priority level by writing to the IPL bits.
- The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit, so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 6-1 through Register 6-19 in the following pages.

REGISTER 6-1: SR: CPU STATUS REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—			—	—	—	DC
bit 15							bit 8

R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	N	OV	Z	C
bit 7							bit 0

	Legend:		
- 4.4	C = Clear only bit	R = Readable bit	U = Unimplemented bit, read as '0'
314	S = Set only bit	W = Writable bit	-n = Value at POR
	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5

IPL<2:0>: CPU Interrupt Priority Level Status bits⁽¹⁾

111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled

- 110 = CPU Interrupt Priority Level is 6 (14)
- 101 = CPU Interrupt Priority Level is 5 (13)
- 100 = CPU Interrupt Priority Level is 4 (12)
- 011 = CPU Interrupt Priority Level is 3 (11)
- 010 = CPU Interrupt Priority Level is 2 (10)
- 001 = CPU Interrupt Priority Level is 1 (9)
- 000 = CPU Interrupt Priority Level is 0 (8)

Note 1: For complete register details, see Register 2-1: "SR: CPU STATUS Register".

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- **3:** The IPL<2:0> Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	_	—	_	—	—	—	_	
bit 15							bit 8	
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0	
—	_	—	_	IPL3 ⁽²⁾	PSV	—	_	
bit 7							bit C	
Lagandi		C = Clear anh	/ hit					
Legend:		C = Clear only						
R = Readable b	R = Readable bit W = Writable bit			-n = Value at POR '1' = Bit is set				
0' = Bit is cleare	d	ʻx = Bit is unki	nown	U = Unimplemented bit, read as '0'				

REGISTER 6-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

IPL3: CPU Interrupt Priority Level Status bit 3⁽²⁾

bit 3

1 = CPU interrupt priority level is greater than 7

0 = CPU interrupt priority level is 7 or less

Note 1: For complete register details, see Register 2-2: "CORCON: CORE Control Register".

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
NSTDIS		_	_		_	_	—		
bit 15		÷	·				bi		
U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0		
	DIV0ERR	_	MATHERR	ADDRERR	STKERR	OSCFAIL			
bit 7				1			bi		
Legend:									
R = Readable	e bit	W = Writable	e bit	U = Unimplem	nented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is se	et	'0' = Bit is clea	ared	x = Bit is unkno	own		
bit 14-7	0 = Interrupt I Unimplemen	ted: Read as	'0'.						
bit 15	NSTDIS: Inte								
bit 6	DIV0ERR: Ar								
			used by a divide t caused by a d						
bit 5	Unimplemen	ted: Read as	'0'						
bit 4	MATHERR: A	ATHERR: Arithmetic Error Status bit							
	1 = Math erro 0 = Math erro								
bit 3	ADDRERR: Address Error Trap Status bit								
	1 = Address e 0 = Address e								
bit 2	STKERR: Sta								
	1 = Stack erro 0 = Stack erro								
bit 1	OSCFAIL: OS	scillator Failur	e Trap Status b	it					
	1 = Oscillator								
	0 = Oscillator	failure trap h	as not occurred						

REGISTER 6-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0	
ALTIVT	DISI	_	_	_	_	_	_	
bit 15			1				bit	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
_			_		INT2EP	INT1EP	INT0EP	
bit 7			•				bit	
Legend:								
R = Readabl	le bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'		
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				
bit 15	1 = Use alter	ble Alternate In nate vector tab	le	r Table bit				
bit 15 bit 14	1 = Use alter 0 = Use stand DISI: DISI Ir 1 = DISI inst		le ector table s bit e	r Table bit				
	1 = Use alter 0 = Use stand DISI: DISI Ir 1 = DISI inst 0 = DISI inst	nate vector tab dard (default) v nstruction Statu truction is active	le ector table s bit e ctive	r Table bit				
bit 14	1 = Use alter 0 = Use stand DISI: DISI Ir 1 = DISI inst 0 = DISI inst Unimplemen	nate vector tab dard (default) v instruction Statu truction is active truction is not a	le ector table s bit e ctive 0'		t bit			
bit 14 bit 13-3	1 = Use alter 0 = Use stand DISI: DISI Ir 1 = DISI inst 0 = DISI inst Unimplemen INT2EP: Exter 1 = Interrupt	nate vector tab dard (default) v instruction Statu truction is activ truction is not a ited: Read as '	le ector table s bit e ctive 0' 2 Edge Detec ge		st bit			
bit 14 bit 13-3	1 = Use alter 0 = Use stand DISI: DISI Ir 1 = DISI inst 0 = DISI inst Unimplemen INT2EP: Exte 1 = Interrupt 0 = Interrupt	nate vector tab dard (default) v instruction Statu truction is activi- truction is not a ited: Read as ' ernal Interrupt 2 on negative ed	le ector table s bit e ctive 0' 2 Edge Detec ge e	t Polarity Selec				
bit 14 bit 13-3 bit 2	1 = Use alter 0 = Use stand DISI: DISI Ir 1 = DISI inst 0 = DISI inst Unimplement INT2EP: Exte 1 = Interrupt 0 = Interrupt 1 = Interrupt 1 = Interrupt	nate vector tab dard (default) v instruction Statu truction is activi- truction is not a ited: Read as ' ernal Interrupt 2 on negative ed on positive edg	le ector table s bit e ctive 0' 2 Edge Detec ge e I Edge Detec ge	t Polarity Selec				
bit 14 bit 13-3 bit 2	1 = Use alter 0 = Use stand DISI: DISI Ir 1 = DISI inst 0 = DISI inst Unimplement INT2EP: Exte 1 = Interrupt 0 = Interrupt 0 = Interrupt 0 = Interrupt	nate vector tab dard (default) v instruction Statu truction is activit truction is not a ited: Read as ' ernal Interrupt 2 on negative ed on positive edg ernal Interrupt 1 on negative ed	le ector table s bit e ctive ? Edge Detec ge e I Edge Detec ge e	t Polarity Selec t Polarity Selec	ot bit			

© 2007 Microchip Technology Inc.

DynologalaSheet4U.com

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	_	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF			
bit 15	·			•		•	bit			
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
T2IF	OC2IF	IC2IF	_	T1IF	OC1IF	IC1IF	INT0IF			
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is clea	ared	x = Bit is unkn	own			
bit 15-14	Unimplemen	ted: Read as '	0'							
bit 13	AD1IF: ADC1	I Conversion C	complete Inter	rupt Flag Status	s bit					
		request has oc request has no								
bit 12	U1TXIF: UAR	T1 Transmitte	r Interrupt Flag	g Status bit						
		request has oc								
bit 11	 Interrupt request has not occurred U1RXIF: UART1 Receiver Interrupt Flag Status bit 									
	1 = Interrupt	request has oc	curred							
bit 10	 Interrupt request has not occurred SPI1IF: SPI1 Event Interrupt Flag Status bit 									
		request has oc request has no								
bit 9	 Interrupt request has not occurred SPI1EIF: SPI1 Fault Interrupt Flag Status bit 									
		request has oc								
hit 0	-	request has no								
bit 8		Interrupt Flag request has oc								
		request has no								
bit 7	T2IF: Timer2 Interrupt Flag Status bit									
		request has oc request has no								
bit 6	OC2IF: Output Compare Channel 2 Interrupt Flag Status bit									
	1 = Interrupt	request has oc request has no	curred							
bit 5	IC2IF: Input Capture Channel 2 Interrupt Flag Status bit									
		request has oc request has no								
bit 4	Unimplemen	ted: Read as '	0'							
bit 3	T1IF: Timer1	Interrupt Flag	Status bit							
		request has oc request has no								
bit 2	OC1IF: Output	ut Compare Ch	annel 1 Interr	upt Flag Status	bit					
	1 = Interrupt	request has oc	curred							

REGISTER 6-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

REGISTER 6-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	INTOIF: External Interrupt 0 Flag Status bit

- 1 = Interrupt request has occurred
- 0 = Interrupt request has not occurred

ww.DataSheet4U.com

REGISTER	5-6: IFS1:	INTERRUPT	FLAG STA								
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
_	<u> </u>	INT2IF	_	—	<u> </u>	<u> </u>	—				
bit 15							bit				
R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0				
IC8IF	IC7IF		INT1IF	CNIF		MI2C1IF	SI2C1IF				
bit 7							bit				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown				
bit 15-14	Unimpleme	nted: Read as '	כי								
bit 13	INT2IF: Exte	rnal Interrupt 2	Flag Status b	vit							
		request has occ									
	0 = Interrupt request has not occurred										
bit 12-8	-	nted: Read as '									
bit 7	=	Capture Channe	-	Flag Status bit							
		request has occorrequest has not									
bit 6	IC7IF: Input	Capture Channe	el 7 Interrupt	Flag Status bit							
		request has occ									
	-	request has not									
bit 5	-	nted: Read as '									
bit 4		INT1IF: External Interrupt 1 Flag Status bit									
		request has occ									
bit 3	0 = Interrupt request has not occurred										
DIL 3	•	CNIF: Input Change Notification Interrupt Flag Status bit 1 = Interrupt request has occurred									
		request has not									
bit 2	Unimplemented: Read as '0'										
bit 1	-	C1 Master Even		lag Status bit							
	1 = Interrupt	request has occ request has not	curred	0							
	•	1 Slave Events		a Status hit							
bit ()	aizu ir: 1/(A Slave Evenis	merrin Fla								
bit 0		request has occ	•	g olalus bit							

REGISTER 6-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	_	U1EIF	—
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-2	Unimplemen	ted: Read as '	כ'				
bit 1	U1EIF: UART	1 Error Interru	ot Flag Status	bit			
		equest has occ equest has not					

bit 0 Unimplemented: Read as '0'

REGISTER 6-	8: IEC0:	INTERRUPT	ENABLE C	ONTROL RE	GISTER 0					
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	_	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE			
bit 15							bit			
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
T2IE	OC2IE	IC2IE	_	T1IE	OC1IE	IC1IE	INT0IE			
bit 7							bit			
Legend:										
R = Readable b	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'				
-n = Value at P	OR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15-14	Unimplemen	ted: Read as '	0'							
bit 13	AD1IE: ADC	1 Conversion C	Complete Inter	rrupt Enable bit						
		request enable								
		request not ena								
bit 12		RT1 Transmitte	-	able bit						
	•	 Interrupt request enabled Interrupt request not enabled 								
bit 11	-	RT1 Receiver I		le bit						
		request enable	•							
		request not ena								
bit 10	SPI1IE: SPI1 Event Interrupt Enable bit									
		request enable request not ena								
bit 9	•	1 Error Interru								
bit 9		request enable								
	•	request not ena								
bit 8	T3IE: Timer3	Interrupt Enab	le bit							
	1 = Interrupt request enabled									
		request not ena								
bit 7		Interrupt Enab								
	•	request enable request not ena								
bit 6	•	•		rupt Enable bit						
	OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request enabled									
	0 = Interrupt	request not ena	abled							
bit 5	IC2IE: Input Capture Channel 2 Interrupt Enable bit									
	•	request enable request not ena								
bit 4	-	ited: Read as '								
bit 3	-	Interrupt Enab								
bit 0		request enable								
	•	request not ena								
bit 2	OC1IE: Outp	ut Compare Ch	annel 1 Inter	rupt Enable bit						
		request enable								
	0 = Interrupt	request not ena	abled							

REGISTER 6-8: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED) **REGISTER 6-8:**

bit 1	IC1IE: Input Capture Channel 1 Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 0	INTOIE: External Interrupt 0 Enable bit

INTOIE: External Interrupt 0 Enable bit

- 1 = Interrupt request enabled
- 0 = Interrupt request not enabled

REGISTER 6-	J. ILCI.	INTERRUPT					
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_		INT2IE	_	—			
bit 15							bit 8
R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
IC8IE	IC7IE		INT1IE	CNIE	_	MI2C1IE	SI2C1IE
bit 7				0			bit C
Legend:							
R = Readable b		W = Writable		-	mented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15-14	-	nted: Read as '					
bit 13		rnal Interrupt 2					
		request enabled request not ena					
bit 12-8	-	nted: Read as '					
bit 7	•	Capture Channe		Enable bit			
	•	request enable	•				
	0 = Interrupt	request not ena	bled				
bit 6	IC7IE: Input	Capture Channe	el 7 Interrupt I	Enable bit			
		request enableo request not ena					
bit 5	•	nted: Read as '					
bit 4	-	rnal Interrupt 1					
bit 4		request enabled					
		request not ena					
bit 3	CNIE: Input (Change Notifica	tion Interrupt	Enable bit			
		request enable					
	•	request not ena					
bit 2	-	nted: Read as '					
bit 1		C1 Master Even	-	hable bit			
		request enabled request not ena					
bit 0	-	1 Slave Events		ble bit			
		request enable					
	⊥ – interiupt	request enabled	J				

REGISTER 6-9: IEC1: INTERRUPT ENABLE CONTROL REGISTER 0

REGISTER 6-10: IEC4: INTERRUPT ENABLE CONTROL REGISTER 0

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	_	—	—		—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	
_	_		—	—	_	U1EIE		
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				
bit 15-2	Unimplemen	ted: Read as '	0'					
bit 1	U1EIE: UAR	T1 Error Interru	pt Enable bit					
	1 = Interrupt	request enable	d					
	0 = Interrupt	request not ena	abled					

bit 0 Unimplemented: Read as '0'

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
		T1IP<2:0>				OC1IP<2:0>						
bit 15							bit					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
	10.00-1	IC1IP<2:0>	11/00-0		10,00-1	INT0IP<2:0>	10,00-0					
bit 7		10111 -2.0				111101 ×2.0*	bit					
Legend:												
R = Readable	e bit	W = Writable b	oit	U = Unimple	mented bit, rea	ıd as '0'						
-n = Value at	POR	'1' = Bit is set		ʻ0' = Bit is cle		x = Bit is unkr	nown					
bit 15	Unimpleme	ented: Read as '0)'									
bit 14-12	-	Timer1 Interrupt										
	111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	•											
	001 = Interr	001 = Interrupt is priority 1										
	000 = Inter	rupt source is disa	abled									
bit 11	Unimplemented: Read as '0'											
bit 10-8	OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)											
	111 = Interi	rupt is priority 7 (h	nighest priori	ty interrupt)								
	•											
	•											
		upt is priority 1										
L:1 7		rupt source is disa										
bit 7	-	ented: Read as '0		orrupt Duisait	vito							
bit 6-4	IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)											
	•		iigiiest priori	ty interrupt)								
	•											
	•	unt in priority 4										
		rupt is priority 1 rupt source is disa	abled									
bit 3		ented: Read as '0										
bit 2-0	-	>: External Interr		/ bits								
		rupt is priority 7 (h										
	•		•	• • •								
	•											
	- 001 - Inton											
	001 = interi	rupt is priority 1										

REGISTER 6-11: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	T2IP<2:0>					OC2IP<2:0>	
bit 15					•		bi
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		IC2IP<2:0>		_	_	_	_
bit 7					1		bi
Legend:							
R = Readabl	e bit	W = Writable I	oit	U = Unimple	mented bit, read	1 as '0'	
n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
bit 15	Unimpleme	ented: Read as ')'				
bit 14-12	T2IP<2:0>:	Timer2 Interrupt	Priority bits				
	111 = Interi	rupt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is dis	abled				
bit 11	Unimpleme	ented: Read as ')'				
bit 10-8	OC2IP<2:0	>: Output Compa	re Channel 2	2 Interrupt Prior	ity bits		
		rupt is priority 7 (ł			-		
	•						
	•						
	001 = Inter	upt is priority 1					
		upt source is dis	abled				
bit 7	Unimpleme	ented: Read as ')'				
bit 6-4	IC2IP<2:0>	: Input Capture C	hannel 2 Int	errupt Priority b	vits		
	111 = Interr •	rupt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1 rupt source is dis	abled				
bit 3-0		ented: Read as '0	,				

REGISTER 6-12: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		U1RXIP<2:0>		_		SPI1IP<2:0>					
oit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		SPI1EIP<2:0>		_		T3IP<2:0>					
oit 7							bit				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, rea	ıd as '0'					
n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
oit 15	Unimpleme	ented: Read as '	o '								
oit 14-12	-	0>: UART1 Rece		t Priority hits							
		rupt is priority 7 (-							
	•	(5 - F	· · · · ·							
	•										
	• 001 = Interrupt is priority 1										
		rupt source is dis	abled								
oit 11		ented: Read as '									
oit 10-8	SPI1IP<2:0>: SPI1 Event Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•		0 1	, I,							
	•										
	• 001 – Inter	rupt is priority 1									
		rupt source is dis	abled								
oit 7		ented: Read as '									
oit 6-4	-	:0>: SPI1 Error Ir		itv bits							
		rupt is priority 7 (-	-							
	•	······································	5	, - ,							
	•										
	• 001 = Interr	rupt is priority 1									
		rupt source is dis	abled								
oit 3		ented: Read as '									
oit 2-0	-	Timer3 Interrupt									
		rupt is priority 7 (l	•	tv interrupt)							
	•			·) ······							
	•										
	• 0.01 - Inter	rupt is priority 1									
	001 = 111011										

REGISTER 6-13: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

REGISTER 6-14: IPC3: INTERRUPT PRIORITY CONTROL REGISTE	R 3
---	-----

		_	-				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		AD1IP<2:0>		—		U1TXIP<2:0>	
bit 7							bit (
Legend:		$\lambda = \lambda / \pi + c = b$	L:1		mented bit men		
R = Readab		W = Writable		•	mented bit, read		
-n = Value at	(POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 6-4	111 = Intern • • 001 = Intern	 ADC1 Conver upt is priority 7 (upt is priority 1 upt source is dis 	highest priorit	-	inty dits		
bit 3	Unimpleme	nted: Read as '	0'				
bit 2-0		>: UART1 Trans		• •			
	111 = Intern	upt is priority 7 (highest priorit	y interrupt)			
	•						
	•						
		upt is priority 1					
	000 = Interr	upt source is dis	abled				

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
_		CNIP<2:0>			_	_	_				
bit 15							bit				
		D 444.0	DMU 0			D 444 0	D /// 0				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
 bit 7		MI2C1IP<2:0>		—		SI2C1IP<2:0>	bit				
Legend:											
R = Readabl	e bit	W = Writable t	bit	U = Unimple	mented bit, rea	ad as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15	-	ented: Read as '0									
bit 14-12	CNIP<2:0>: Change Notification Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	• 001 - Interr	upt is priority 1									
		upt is phonty i upt source is disa	ahlad								
bit 11-7		ented: Read as '0									
bit 6-4	-			rupt Priority bit	s						
	MI2C1IP<2:0>: I2C1 Master Events Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)										
	•		ingineer priori	ty interrupt)							
	•										
	•										
		upt is priority 1 upt source is disa	abled								
bit 3	Unimpleme	ented: Read as '0)'								
bit 2-0	SI2C1IP<2:0>: I2C1 Slave Events Interrupt Priority bits										
		upt is priority 7 (h									
	•		ingricot priori	ty interrupt/							
	•										
	•										
	001 = Interr	unt in priority 1									
		upt is phone is disa									

REGISTER 6-15: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

REGISTER 6-16:	IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5	

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		IC8IP<2:0>		—		IC7IP<2:0>	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	—	—		—		INT1IP<2:0>	
bit 7							bit (
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as 'O'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as ')'				
bit 14-12	IC8IP<2:0>:	Input Capture C	hannel 8 Inte	errupt Priority b	its		
	111 = Intern	upt is priority 7 (I	nighest priorit	y interrupt)			
	•						
	•						
	• 001 = Interr	upt is priority 1					
		upt source is dis	abled				
bit 11		nted: Read as '					
bit 10-8		Input Capture C		errupt Priority b	its		
	111 = Interro	upt is priority 7 (I	nighest priorit	y interrupt)			
	•						
	•						
	• 001 = Intern	upt is priority 1					
		upt source is dis	abled				
bit 7-3		nted: Read as '(
bit 2-0	-	: External Interr		bits			
		upt is priority 7 (I					
	•	· · · · · · · · · · · · · · · · · · ·	0	· ·····			
	•						
	•						
	0.01 - Inter-	upt is priority 1					

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_		—		—	_	—	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
		INT2IP<2:0>		—	—		—
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-7 bit 6-4	-	nted: Read as '0 >: External Interr		bits			
	111 = Interr •	upt is priority 7 (ł	nighest priorit	y interrupt)			
		upt is priority 1 upt source is disa	abled				
bit 3-0	Unimplemented: Read as '0'						

REGISTER 6-17: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

REGISTER 6-18: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	_
bit 15							bit 8
r							
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
		U1EIP<2:0>					—
bit 7							bit 0
r							
Legend:							
R = Readabl	le bit	W = Writable bit		U = Unimplemented bit, rea		l as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unkno			nown
bit 15-7	Unimplemen	ited: Read as '),				
bit 6-4	U1EIP<2:0>:	UART1 Error In	nterrupt Prior	ity bits			
111 = Interrupt is priority 7 (highest priority interrupt)							
	•						
	•						
	•						
		pt is priority 1					
	000 = Interru	pt source is dis	abled				
bit 3-0	Unimplemer	ted: Read as ')'				

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
—	_	—			ILR	<3:0>	
bit 15							bit 8
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
				VECNUM<6:0	>		
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable b	pit	U = Unimplem	ented bit, rea	id as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15-12	Unimplemen	ted: Read as '0)'				
bit 11-8	ILR: New CP	U Interrupt Prior	rity Level bits	3			
	1111 = CPU	Interrupt Priority	y Level is 15				
	•						
	•						
	0001 = CPU	Interrupt Priority	/ Level is 1				
		Interrupt Priority					
bit 7	Unimplemen	ted: Read as '0)'				
bit 6-0	VECNUM: Vector Number of Pending Interrupt bits						
	0111111 = I r	nterrupt Vector p	pending is nu	mber 135			
	•						
	•						
	• 0000001 = lr	nterrupt Vector p	nendina is nu	imher 9			
		nterrupt Vector p	•				
			0				

REGISTER 6-19: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

6.4 Interrupt Setup Procedures

6.4.1 INITIALIZATION

To configure an interrupt source at initialization:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources can be programmed to the same non-zero value.

taSheet4U.com to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

6.4.2 INTERRUPT SERVICE ROUTINE

The method used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language (C or Assembler) and the language development toolsuite used to develop the application.

In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the program will re-enter the ISR immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

6.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

6.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using this procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction can be used to restore the previous SR value.

Note:	Only user interrupts with a priority level of
	7 or lower can be disabled. Trap sources
	(level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

PIC24HJ12GP201/202

NOTES:

www.DataSheet4U.com

7.0 **OSCILLATOR** CONFIGURATION


This data sheet summarizes the features Note: of the PIC24HJ12GP201/202 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest PIC24H Family Reference Manual chapters.

The PIC24HJ12GP201/202 oscillator system provides:

· External and internal oscillator options as clock sources

- An on-chip PLL to scale the internal operating frequency to the required system clock frequency
- · An internal FRC oscillator that can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- · Clock switching between various clock sources
- · Programmable clock postscaler for system power savings
- · A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- A Clock Control register (OSCCON)
- · Nonvolatile Configuration bits for main oscillator selection.

A simplified diagram of the oscillator system is shown in Figure 7-1.



7.1 CPU Clocking System

The PIC24HJ12GP201/202 device provides seven system clock options:

- Fast RC (FRC) Oscillator
- · FRC Oscillator with PLL
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Secondary (LP) Oscillator
- · Low-Power RC (LPRC) Oscillator
- FRC Oscillator with postscaler

7.1.1 SYSTEM CLOCK SOURCES

7.1.1.1 Fast RC

The Fast RC (FRC) internal oscillator runs at a nominal frequency of 7.37 MHz. User software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

7.1.1.2 Primary

The primary oscillator can use one of the following as its clock source:

- XT (Crystal): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- HS (High-Speed Crystal): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- EC (External Clock): External clock signal in the range of 0.8 MHz to 64 MHz. The external clock signal is directly applied to the OSC1 pin.

7.1.1.3 Secondary

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

7.1.1.4 Low-Power RC

The Low-Power RC (LPRC) internal oscIllator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

7.1.1.5 FRC

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip Phase Locked Loop (PLL) to provide a wide range of output frequencies for device operation. PLL configuration is described in **Section 7.1.3 "PLL Configuration**".

7.1.2 SYSTEM CLOCK SELECTION

The oscillator source used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to Section 18.1 "Configuration Bits" for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits. POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose among 12 different clock modes, shown in Table 7-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) FOSC is divided by 2 to generate the device instruction clock (FCY). FCY defines the operating speed of the device, and speeds up to 40 MHz are supported by the PIC24HJ12GP201/ 202 architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

EQUATION 7-1: DEVICE OPERATING FREQUENCY

FCY = FOSC/2

7.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides significant flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 7-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected in the range of 0.8 MHz to 8 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor 'M,' by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor 'N2.' This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS. For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by:

EQUATION 7-2: Fosc CALCULATION

 $FOSC = FIN* \left(\frac{M}{N1*N2}\right)$

For example, suppose a 10 MHz crystal is being used, with "XT with PLL" being the selected oscillator mode.

• If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz.

- If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz ranged needed.
- If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

EQUATION 7-3: XT WITH PLL MODE EXAMPLE

FCY =
$$\frac{\text{FOSC}}{2} = \frac{1}{2} \left(\frac{10000000*32}{2*2} \right) = 40 \text{ MIPS}$$

FIGURE 7-2: PIC24HJ12GP201/202 PLL BLOCK DIAGRAM




TABLE 7-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	XX	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	XX	110	1
Low-Power RC Oscillator (LPRC)	Internal	XX	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	XX	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	XX	001	1
Fast RC Oscillator (FRC)	Internal	XX	000	1

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

REGISTER 7-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
—		COSC<2:0>				NOSC<2:0>	
bit 15							bit 8
D M M A	Davi o			D /0.0		5444.0	D M M A
R/W-0	R/W-0	R-0	U-0	R/C-0	U-0	R/W-0	R/W-0
CLKLOCK	IOLOCK	LOCK		CF	—	LPOSCEN	OSWEN
bit 7							bit 0
Legend:		v = Value set	from Configu	ration bits on F	POR		
R = Readable	bit	W = Writable	-		mented bit, rea	ad as '0'	
-n = Value at I		'1' = Bit is se		'0' = Bit is cl		x = Bit is unkn	own
bit 15	Unimplemer	nted: Read as	0'				
bit 14-12	COSC<2:0>:	Current Oscill	ator Selection	bits (read-only	y)		
	000 = Fast R	C oscillator (Fl	RC)				
		C oscillator (Fl	,				
		ry oscillator (X)					
		ry oscillator (X7 dary oscillator		n PLL			
		ower RC oscill					
		C oscillator (Fl		le-by-16			
	111 = Fast R	C oscillator (Fl	RC) with Divid	le-by-n			
bit 11	Unimplemer	nted: Read as	0'				
bit 10-8		New Oscillato		S			
		C oscillator (Fl					
		C oscillator (Fl v oscillator (X					
		ry oscillator (X1	· · · ·	h PH			
		dary oscillator					
	101 = Low-P	ower RC oscill	ator (LPRC)				
		C oscillator (Fl					
b:+ 7		C oscillator (Fl		le-by-n			
bit 7	-	Clock Lock Ena hing is enabled		disabled (FO	SUSECKOM> -	= 0b01)	
		vitching is disal					
						by clock switching	9
bit 6		ripheral Pin Se					
						ster is not allowed	l
1.1.5	•			rite to peripher	al pin select re	gister is allowed	
bit 5		Lock Status bit		4			
	 1 = Indicates that PLL is in lock, or PLL start-up timer is satisfied 0 = Indicates that PLL is out of lock, start-up timer is in progress or PLL is disabled 						
bit 4		nted: Read as					
bit 3	•	ail Detect bit (re		oplication)			
		as detected clo		. ,			
		as not detected					
bit 2	Unimplemer	nted: Read as	0'				

REGISTER 7-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 1	LPOSCEN: Secondary (LP) Oscillator Enable bit
	1 = Enable secondary oscillator
	0 = Disable secondary oscillator

- bit 0 **OSWEN:** Oscillator Switch Enable bit
 - 1 = Request oscillator switch to selection specified by NOSC<2:0> bits
 - 0 = Oscillator switch is complete

www.DataSheet4U.com

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0
ROI		DOZE<2:0>		DOZEN ⁽¹⁾		FRCDIV<2:0>	
bit 15							bit 8
	D 44/ 4				DANA	D 444.0	
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	DST<1:0>				PLLPRE<4:0>	`	
pit 7							bit (
Legend:		v = Value set	from Configu	ration bits on PC)R		
R = Readabl	e hit	W = Writable	-	U = Unimplem		l as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	
	TOIX	1 - Dit 13 3et			lieu		
oit 15		er on Interrupt b	i+				
л I J		-		ad the processor	clock/norinha	ral clock ratic is	sot to 1.1
		ts have no effect		nd the processor EN bit	ciocivperiprie	a ciuck fallu is	
oit 14-12	•	: Processor Clo					
	000 = Fcy/1						
	001 = Fcy/2						
	010 = Fcy/4						
	011 = FCY/8						
	100 = FCY/1						
	101 = Fcy/3 110 = Fcy/6						
	111 = Fcy/1						
pit 11	DOZEN: DO	ZE Mode Enab	le bit ⁽¹⁾				
				etween the perip	oheral clocks a	and the process	or clocks
		sor clock/periphe					
bit 10-8				or Postscaler bits			
	000 = FRC (divide by 1 (defa	ault)				
	001 = FRC (/				
	010 = FRC 0	divide by 4					
	011 = FRC (
	100 = FRC (
	101 = FRC (•					
	110 = FRC (divide by 64 divide by 256					
oit 7-6		-	Output Divide	er Select bits (als	o denoted as	'N2' PLL posts	caler)
511 7-0	00 = Output				o denoted as	112, 1 LL posis	caler)
	00 = Output						
	10 = Reserv						
	11 = Output						
oit 5	Unimpleme	nted: Read as '	0'				
oit 4-0	-			it Divider bits (als	so denoted as	'N1'. PLL preso	caler)
		ut/2 (default)				, ,	,
	00001 = Inp	ut/3					
	•						
	•						
	•						
	11111 = Inp	ut/33					
	r.						

REGISTER 7-2: CLKDIV: CLOCK DIVISOR REGISTER

Note 1: This bit is cleared when the ROI bit is set and an interrupt occurs.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0 ⁽¹⁾
	—	—	_	—	—		PLLDIV<8>
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
			PLLD	0IV<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'				
n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-9	Unimpleme	ented: Read as 'o)'				
bit 8-0	PLLDIV<8:	0>: PLL Feedbac	k Divisor bits	s (also denoted	as 'M', PLL mu	ultiplier)	
	00000000					. ,	
	00000001						
	00000010) = 4					
	•						
	•						
	•						
	000110000) = 50 (default)					
	•						
	•						

REGISTER 7-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER

111111111 **= 513**

© 2007 Microchip Technology Inc.

REGISTER 7-4:	OSCTUN: FRC OSCILLATOR TUNING REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—		—	—	
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—			TUN	\ <5:0>			
bit 7							bit 0	
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'		
-n = Value at	-n = Value at POR '			'0' = Bit is cleared		x = Bit is unknown		
bit 15-6	Unimpleme	nted: Read as '	כ'					
bit 5-0	TUN<5:0>: FRC Oscillator Tuning bits							
		enter frequency						
	011110 = Center frequency + 11.25% (8.23 MHz)							
	•							
	•							
		enter frequency						
		enter frequency						
	111111 = C	enter frequency	-0.375% (7.3	345 MHZ)				
	•							
	•							
		enter frequency						
	100000 = C	enter frequency	-12% (6.49 M	MHz)				

DS70282B-page 84

7.2 Clock Switching Operation

Applications are free to switch among any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects of this flexibility, PIC24HJ12GP201/202 devices have a safeguard lock built into the switch process.

7.2.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 18.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

7.2.2 OSCILLATOR SWITCHING SEQUENCE

Performing a clock switch requires this basic sequence:

- 1. If desired, read the COSC bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

- The clock switching hardware compares the COSC status bits with the new value of the NOSC control bits. If they are the same, the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) status bits are cleared.
- 3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC status bits.
- The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).

Note 1: The processor continues to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.

2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

7.3 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

PIC24HJ12GP201/202

NOTES:

www.DataSheet4U.com

8.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest PIC24H Family Reference Manual chapters.

The PIC24HJ12GP201/202 devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. PIC24HJ12GP201/202 devices can manage power consumption in four different ways:

- Clock frequency
- · Instruction-based Sleep and Idle modes
- Software-controlled Doze mode
- · Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

8.1 Clock Frequency and Clock Switching

PIC24HJ12GP201/202 devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 7.0 "Oscillator Configuration"**.

8.2 Instruction-Based Power-Saving Modes

PIC24HJ12GP201/202 devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The Assembler syntax of the PWRSAV instruction is shown in Example 8-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to wake-up.

8.2.1 SLEEP MODE

The following occur in Sleep mode:

- The system clock source is shut down. If an onchip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device will wake-up from Sleep mode on any of the these events:

- · Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 8-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP_MODE; Put the device into SLEEP modePWRSAV #IDLE_MODE; Put the device into IDLE mode

8.2.2 IDLE MODE

The following occur in Idle mode:

- · The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 8.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled.
- Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

8.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

8.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, however, these are not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the CAN module has been configured for 500 kbps based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the CAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

8.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers will have no effect and read values will be invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific PIC24H variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

9.0 I/O PORTS

This data sheet summarizes the features Note: of the PIC24HJ12GP201/202 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest PIC24H Family Reference Manual chapters.

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKI) are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.


9.1 Parallel I/O (PIO) Ports

A parallel I/O port that shares a pin with a peripheral is generally subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through," in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 9-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected. When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch, write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.



9.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORT, LAT and TRIS registers for data control, each port pin can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired digital-only pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

9.2 Configuring Analog Port Pins

The AD1PCFG and TRIS registers control the operation of the Analog-to-Digital (A/D) port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

When the PORT register is read, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

9.2.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be a NOP. An example is shown in Example 9-1.

9.3 Input Change Notification

The input change notification function of the I/O ports allows the PIC24HJ12GP201/202 devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, up to 21 external signals (CNx pin) can be selected (enabled) for generating an interrupt request on a change-of-state.

Four control registers are associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source connected to the pin, and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled when the port pin is configured as a digital output.

EXAMPLE 9-1: PORT WRITE/READ EXAMPLE

MOV 0xFF00, W0 MOV W0, TRISBB NOP btss PORTB, #13

- ; Configure PORTB<15:8> as inputs
- ; and PORTB<7:0> as outputs
- ; Delay 1 cycle
 ; Next Instruction

9.4 Peripheral Pin Select

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low-pin count devices. In an application where more than one peripheral must be assigned to a single pin, inconvenient workarounds in application code or a complete redesign may be the only option.

Peripheral pin select configuration enables peripheral set selection and placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, programmers can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The peripheral pin select configuration feature operates over a fixed subset of digital I/O pins. Programmers can independently map the input and/or output of most digital peripherals to any one of these I/O pins. Peripheral pin select is performed in software, and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping, once it has been established.

9.4.1 AVAILABLE PINS

The peripheral pin select feature is used with a range of up to 16 pins. The number of available pins depends on the particular device and its pin count. Pins that support the peripheral pin select feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable pin number.

9.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the peripheral pin select feature are all digital-only peripherals. These include:

- General serial communications (UART and SPI)
- General purpose timer clock inputs
- Timer-related peripherals (input capture and output compare)
- Interrupt-on-change inputs

In comparison, some digital-only peripheral modules are never included in the peripheral pin select feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include I²C. A similar requirement excludes all modules with analog inputs, such as the Analog-to-Digital Converter (ADC). Remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

9.4.2.1 Peripheral Pin Select Function Priority

When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

9.4.3 CONTROLLING PERIPHERAL PIN SELECT

Peripheral pin select features are controlled through two sets of special function registers: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

9.4.3.1 Input Mapping

The inputs of the peripheral pin select options are mapped on the basis of the peripheral. A control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 9-1 through Register 9-9). Each register contains sets of 5-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 5-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of peripheral pin selections supported by the device.

Figure 9-2 Illustrates remappable pin selection for U1RX input.






TABLE 9-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)⁽¹⁾

Input Name	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<4:0>
External Interrupt 2	INT2	RPINR1	INT2R<4:0>
Timer 2 External Clock	T2CK	RPINR3	T2CKR<4:0>
Timer 3 External Clock	T3CK	RPINR3	T3CKR<4:0>
Input Capture 1	IC1	RPINR7	IC1R<4:0>
Input Capture 2	IC2	RPINR7	IC2R<4:0>
Input Capture 7	IC7	RPINR10	IC7R<4:0>
Input Capture 8	IC8	RPINR10	IC8R<4:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<4:0>
UART 1 Receive	U1RX	RPINR18	U1RXR<4:0>
UART 1 Clear To Send	U1CTS	RPINR18	U1CTSR<4:0>
SPI 1 Data Input	SDI1	RPINR20	SDI1R<4:0>
SPI 1 Clock Input	SCK1IN	RPINR20	SCK1R<4:0>
SPI 1 Slave Select Input	SS1IN	RPINR21	SS1R<4:0>

Note 1: Unless otherwise noted, all inputs use the Schmitt input buffers.

9.4.3.2 Output Mapping

In contrast to inputs, the outputs of the peripheral pin select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 5-bit fields, with each set associated with one RPn pin (see Register 9-10 through Register 9-17). The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table 9-2 and Figure 9-3).

The list of peripherals for output mapping also includes a null value of '00000' because of the mapping technique. This permits any given pin to remain unconnected from the output of any of the pin selectable peripherals.






TABLE 9-2: OUTPUT SELECTION FOR REMAPPABLE PIN (RPn)

Function RPnR<4:0>		Output Name
NULL	00000	RPn tied to default port pin
U1TX	00011	RPn tied to UART 1 Transmit
U1RTS	00100	RPn tied to UART 1 Ready To Send
SDO1	00111	RPn tied to SPI 1 Data Output
SCK1OUT	01000	RPn tied to SPI 1 Clock Output
SS1OUT	01001	RPn tied to SPI 1 Slave Select Output
OC1	10010	RPn tied to Output Compare 1
OC2	10011	RPn tied to Output Compare 2

© 2007 Microchip Technology Inc.

9.4.3.3 Mapping

The control schema of peripheral select pins is not limited to a small range of fixed peripheral configurations. There are no mutual or hardware-enforced lockouts between any of the peripheral mapping SFRs. Literally any combination of peripheral mappings across any or all of the RPn pins is possible. This includes both many-to-one and one-to-many mappings of peripheral inputs and outputs to pins.

While such mappings may be technically possible from a configuration point of view, they may not be supportable electrically.

9.4.4 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC24H devices include three features to prevent alterations to the peripheral map:

- Control register lock sequence
- Continuous state monitoring
- Configuration bit pin select lock

9.4.4.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:

- 1. Write 0x46 to OSCCON<7:0>.
- 2. Write 0x57 to OSCCON<7:0>.
- 3. Clear (or set) IOLOCK as a single operation.

Note:	MPLAB [®] C30 provides built-in C language functions for unlocking the OSCCON register:					
	builtin_write_OSCCONL(value) builtin_write_OSCCONH(value)					
	See MPLAB IDE Help for more information.					

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the peripheral pin selects to be configured with a single unlock sequence followed by an update to all control registers, then locked with a second lock sequence.

9.4.4.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset will be triggered.

9.4.4.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY (FOSC<IOL1WAY>) configuration bit blocks the IOLOCK bit from being cleared after it has been set once.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows user applications unlimited access (with the proper use of the unlock sequence) to the peripheral pin select registers.

9.4.5 CONSIDERATIONS FOR PERIPHERAL PIN SELECTION

The ability to control peripheral pin selection introduces several considerations into application design, including several common peripherals that are only available as remappable peripherals.

9.4.5.1 Configuration

The peripheral pin selects are not available on default pins in the device's default (Reset) state. More specifically, since all RPINRx and RPORx registers reset to 0000h, this means all peripheral pin select inputs are tied to RP0, while all peripheral pin select outputs are disconnected. This means that before any other application code is executed, the user application must initialize the device with the proper peripheral configuration.

Since the IOLOCK bit resets in the unlocked state, it is not necessary to execute the unlock sequence after the device has come out of Reset. For the sake of application safety, however, it is always a good idea to set IOLOCK and lock the configuration after writing to the control registers.

Because the unlock sequence is timing critical, it must be executed as an assembly language routine, in the same manner as changes to the oscillator configuration. If the bulk of the application is written in C or another high-level language, the unlock sequence should be performed by writing inline assembly.

9.4.5.2 Changing the Configuration

Choosing the configuration requires review of all peripheral pin selects and their pin assignments, especially those that will not be used in the application. In all cases, unused pin selectable peripherals should be disabled completely. Unused peripherals should have their inputs assigned to an unused RPn pin function. I/O pins with unused RPn functions should be configured with the null peripheral output.

The assignment of a peripheral to a particular pin does not automatically perform any other configuration of the pin's I/O circuitry. This means adding a pin selectable output to a pin can inadvertently drive an existing peripheral input when the output is driven. Programmers must be familiar with the behavior of other fixed peripherals that share a remappable pin, and know when to enable or disable them. To be safe, fixed digital peripherals that share the same pin should be disabled when not in use.

9.4.5.3 Pin Operation

Configuring a remappable pin for a specific peripheral does not automatically turn that feature on. The peripheral must be specifically configured for operation and enabled, as if it were tied to a fixed pin. Where this happens in the application code (immediately following device Reset and peripheral configuration, or inside the main application routine) depends on the peripheral and its use in the application.

9.4.5.4 Analog Function

A final consideration is that peripheral pin select functions neither override analog inputs nor reconfigure pins with analog functions for digital I/O. If a pin is configured as an analog input on device Reset, it must be explicitly reconfigured as digital I/O when used with a peripheral pin select.

9.4.5.5 Configuration Example

Example 9-2 shows a configuration for bidirectional communication with flow control using UART1. The following input and output functions are used:

- Input Functions: U1RX, U1CTS
- Output Functions: U1TX, U1RTS

EXAMPLE 9-2: CONFIGURING UART1 INPUT AND OUTPUT FUNCTIONS

10	
//************	* * * * * * * * * * * * * * * * * * * *
// Unlock Registers	
//*****	* * * * * * * * * * * * * * * * * * * *
asm volatile ("mov	
	#0x46, w2 \n"
	#0x57, w3 \n"
	b w2, [w1] ∖n"
	ow3, [w1] \n"
	OSCCON, 6");
	, ,,,
//*************	* * * * * * * * *
// Configure Input F	unctions
// (See Table 9-1)	
//************	* * * * * * * * *
//**********	* * * * * * * * * * * * *
// Assign UlRx To	o Pin RPO
//**********	* * * * * * * * * * * * *
RPINR18bits.U1RX	R = 0;
//**********	* * * * * * * * * * * *
// Assign UlCTS :	
//**********	* * * * * * * * * * * *
RPINR18bits.U1CTS	SR = 1;
, ,	
//***************	
// Configure Output	Functions
<pre>// (See Table 9-2) //***********************************</pre>	****
//************	
// Assign UlTx To	
//************************************	
RPOR1bits.RP2R =	
	.,
//************	* * * * * * * * * * * *
// Assign UlRTS	Io Pin RP3
//***********	* * * * * * * * * * * * *
RPOR1bits.RP3R =	4;
//******	* * * * * * * * * * * * * * * * * * * *
// Lock Registers	
//********	
asm volatile ("mov	
	#0x46, w2 \n"
"mov	#0x57, w3 \n"
	b w2, [w1] ∖n"
	o w3, [w1] ∖n"
"bset	OSCCON, 6");
1	

9.5 Peripheral Pin Select Registers

The PIC24HJ12GP201/202 devices implement 17 registers for remappable peripheral configuration:

- Input Remappable Peripheral Registers (9)
- Output Remappable Peripheral Registers (8)

Note:	Input and Output Register values can only be changed if OSCCON <iolock> = 0.</iolock>				
	See Section 9.4.4.1 "Control Register Lock" for a specific command sequence.				

REGISTER 9-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			INT1R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—	_			—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 INT1R<4:0>: Assign External Interrupt 1 (INTR1) to the corresponding RPn pin bits 11111 = Input tied to Vss 01111 = Input tied to RP15 • • 00001 = Input tied to RP1 00000 = Input tied to RP0 bit 7-0 Unimplemented: Read as '0'

	-		-	_			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_		<u> </u>			INT2R<4:0>		
bit 7							bit C
Legend:							
R = Readable bit		W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknown	
bit 15-5	Unimplemer	nted: Read as '	0'				
bit 4-0	INT2R<4:0>:	: Assign Externa	al Interrupt 2	(INTR2) to the	corresponding F	≀Pn pin bits	
	11111 = Input tied to Vss 01111 = Input tied to RP15						
•							
	•						
	•						
		ut tied to RP1 ut tied to RP0					

U-0	U-0	11.0					
	0-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_				T3CKR<4:0>	>	
bit 15							bit
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	—			T2CKR<4:0>	>	
bit 7							bit
l anandı							
Legend:	L :1		L:4			-l (0)	
R = Readable		W = Writable		•	nented bit, rea		
-n = Value at I	POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unki	nown
bit 12-8	11111 = Inp	ut tied to Vss		ock (T3CK) to tl	he Correspond	ling RPn pin bit	5
bit 12-8	11111 = Inp 01111 = Inp • • • • • • • • • • • •	ut tied to Vss ut tied to RP15 ut tied to RP1		ock (T3CK) to tl	he Correspond	ling RPn pin bits	5
bit 12-8 bit 7-5	11111 = Inp 01111 = Inp • • • • • • • • • • • • • • • • • • •	ut tied to Vss ut tied to RP15		ock (T3CK) to tl	he Correspond	ling RPn pin bit	5

REGISTER 9-3: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

							D 444 -	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—		—			IC2R<4:0>			
bit 15							bit 8	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
_	—	_			IC1R<4:0>			
bit 7							bit (
Legend:								
R = Readable b	oit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	known	
	•							
		ut tied to RP1 ut tied to RP0						
bit 7-5	Unimpleme	nted: Read as ') '					
bit 4-0	11111 = Inp	Assign Input Ca ut tied to Vss ut tied to RP15	pture 1 (IC1)) to the correspo	onding RPn pir	n bits		
		ut tied to RP1 ut tied to RP0						

REGISTER 9-4: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

U-0							
	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	—			IC8R<4:0>		
bit 15							bit
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—				IC7R<4:0>		
bit 7							bit
Legend:							
R = Readable		W = Writable I	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 12-8	IC8R<4:0>: A: 11111 = Input	•	pture 8 (IC8)	to the correspo	onding pin RPn	pin bits	
bit 12-8		tied to Vss tied to RP15	pture 8 (IC8)	to the correspo	nding pin RPn	pin bits	
bit 12-8 bit 7-5	11111 = Input 01111 = Input • • • 00001 = Input 00000 = Input	t tied to Vss t tied to RP15 t tied to RP1 t tied to RP0 tred: Read as '0),	to the correspondence			

REGISTER 9-5: RPINR10: PERIPHERAL PIN SELECT INPUT REGISTERS 10

REGISTER 9-6: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	_	_	—	_	_
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	_				OCFAR<4:0>		
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is u			nown
			- 1				
bit 15-5	-	nted: Read as '					
bit 4-0	OCFAR<4:0	>: Assign Outpu	ut Capture A (OCFA) to the c	orresponding R	Pn pin bits	
	11111 = Inp u	ut tied to Vss					
	01111 = Inp u	ut tied to RP15					
	•						
	•						
	•						
	•	ut tied to RP1 ut tied to RP0					

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—				U1CTSR<4:)>	
						bit 8
U-0	U-0	R/W-1	R/W-1			R/W-1
_				U1RXR<4:0	>	
						bit 0
Legend: R = Readable bit W = Writable bit		bit	U = Unimpler	nented bit. rea	ad as '0'	
						nown
Unimplemen	ted: Read as '	D'				
U1CTSR<4:0	>: Assign UAR	T 1 Clear to	Send (U1CTS)	to the corresp	onding RPn pin	bits
01111 = Inpu	ut tied to RP15					
•						
•						
•	it find to DD1					
Unimplemen	ted: Read as ') '				
U1RXR<4:0>	·: Assign UART	1 Receive (U1RX) to the co	orresponding F	RPn pin bits	
01111 = Inp	ut tied to RP15					
•						
•						
-						
00001 = Inp	it tied to RP1					
	OR Unimplemen U1CTSR<4:0 11111 = Inpu 01111 = Inpu 01111 = Inpu 00001 = Inpu 00000 = Inpu Unimplemen U1RXR<4:0> 11111 = Inpu	— — bit W = Writable OR '1' = Bit is set Unimplemented: Read as '0 U1CTSR<4:0>: Assign UAR 11111 = Input tied to Vss 01111 = Input tied to RP15 • 00001 = Input tied to RP1 00000 = Input tied to RP0 Unimplemented: Read as '0	 — — — bit W = Writable bit OR '1' = Bit is set Unimplemented: Read as '0' U1CTSR<4:0>: Assign UART 1 Clear to 1111 = Input tied to Vss 01111 = Input tied to RP15 . <	— — bit W = Writable bit U = Unimpler OR '1' = Bit is set '0' = Bit is cle Unimplemented: Read as '0' U1CTSR<4:0>: Assign UART 1 Clear to Send (U1CTS) 1111 = Input tied to Vss 01111 = Input tied to RP15 • • 00001 = Input tied to RP1 00000 = Input tied to RP0 Unimplemented: Read as '0' U1RXR<4:0>: Assign UART 1 Receive (U1RX) to the control of the to Vss	U-0 U-0 R/W-1 R/W-1 R/W-1 — — U1RXR<4:0	— — U1RXR<4:0> bit W = Writable bit U = Unimplemented bit, read as '0' OR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr Unimplemented: Read as '0' U1CTSR<4:0>: Assign UART 1 Clear to Send (U1CTS) to the corresponding RPn pin 11111 = Input tied to Vss 01111 = Input tied to RP15 00001 = Input tied to RP1 . 00000 = Input tied to RP0 Unimplemented: Read as '0' U1RXR<4:0>: Assign UART 1 Receive (U1RX) to the corresponding RPn pin bits 11111 = Input tied to Vss

REGISTER 9-7: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

	.				I REGIOTE		
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	-	—			SCK1R<4:0	>	
bit 15							bit
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_				SDI1R<4:0		
bit 7							bit
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
	•						
		out tied to RP1 out tied to RP0					
bit 7-5	Unimpleme	ented: Read as '0'	,				
bit 4-0	11111 = In	Assign SPI 1 Data but tied to Vss but tied to RP15	ata Input (S	DI1) to the corre	esponding RP	n pin bits	
		out tied to RP1 out tied to RP0					

REGISTER 9-8: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

REGISTER 9-9: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—		_	—	—	—	_
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—				SS1R<4:0>		
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15-5 bit 4-0	SS1R<4:0>: 11111 = Inpu			put (SS1IN) to	the Correspond	ng RPn pin bit	5
	•						
	• 00001 = Inp u	It tied to RP1					

00000 = Input tied to RP0

REGISTER 9-10: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTERS 0

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_			RP1R<4:0>	>	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
0-0	0-0	0-0	1.1.1.1	N/W-0	RP0R<4:0>	-	N/W-0
—	_	—			RPUR<4:02	>	
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
n = Value at POR '1' = Bit is set		t	'0' = Bit is cleared		x = Bit is unknown		

bit 12-8	RP1R<4:0>: Peripheral Output Function is Assigned to RP1 Output Pin bits (see Table 9-2 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	RP0R<4:0>: Peripheral Output Function is Assigned to RP0 Output Pin bits (see Table 9-2 for

peripheral function numbers)

REGISTER 9-11: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTERS 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP3R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP2R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP3R<4:0>:** Peripheral Output Function is Assigned to RP3 Output Pin bits (see Table 9-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP2R<4:0>:** Peripheral Output Function is Assigned to RP2 Output Pin bits (see Table 9-2 for peripheral function numbers)

REGISTER 9-12: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTERS 2

			D M M A	D M M A	544/ 0	D 444 0	D 444 0
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP5R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP4R<4:0>		
bit 7							bit 0

	Legend:			
- 44	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
et4	-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

- bit 12-8 **RP5R<4:0>:** Peripheral Output Function is Assigned to RP5 Output Pin bits (see Table 9-2 for peripheral function numbers)
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **RP4R<4:0>:** Peripheral Output Function is Assigned to RP4 Output Pin bits (see Table 9-2 for peripheral function numbers)

REGISTER 9-13: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTERS 3

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP7R<4:0>		
bit 15 bit 8							

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP6R<4:0>		
bit 7 bit 0							

Legend:				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP7R<4:0>:** Peripheral Output Function is Assigned to RP7 Output Pin bits (see Table 9-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP6R<4:0>:** Peripheral Output Function is Assigned to RP6 Output Pin bits (see Table 9-2 for peripheral function numbers)

REGISTER 9-14: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTERS 0

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP9R<4:0>	>	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	_			RP8R<4:0>	>	
bit 7							bit 0
Legend:							
Legend: R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'	

bit 12-8	RP9R<4:0>: Peripheral Output Function is Assigned to RP9 Output Pin bits (see Table 9-2 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	RP8R<4:0>: Peripheral Output Function is Assigned to RP8 Output Pin bits (see Table 9-2 for

peripheral function numbers)

REGISTER 9-15: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTERS 5

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP11R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP10R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP11R<4:0>:** Peripheral Output Function is Assigned to RP11 Output Pin bits (see Table 9-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP10R<4:0>:** Peripheral Output Function is Assigned to RP10 Output Pin bits (see Table 9-2 for peripheral function numbers)

REGISTER 9-16: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTERS 6

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP13R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP12R<4:0>		

bit	7

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP13R<4:0>:** Peripheral Output Function is Assigned to RP13 Output Pin bits (see Table 9-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP12R<4:0>:** Peripheral Output Function is Assigned to RP12 Output Pin bits (see Table 9-2 for peripheral function numbers)

REGISTER 9-17: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTERS 7

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—			RP15R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP14R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP15R<4:0>:** Peripheral Output Function is Assigned to RP15 Output Pin bits (see Table 9-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP14R<4:0>:** Peripheral Output Function is Assigned to RP14 Output Pin bits (see Table 9-2 for peripheral function numbers)

bit 0

10.0 TIMER1

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest PIC24H Family Reference Manual chapters.

The Timer1 module is a 16-bit timer, which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter. Timer1 can operate in three modes:

- 16-bit Timer
- 16-bit Synchronous Counter
- · 16-bit Asynchronous Counter


Timer1 also supports these features:

- Timer gate operation
- Selectable prescaler settings
- Timer operation during CPU Idle and Sleep modes
- Interrupt on 16-bit Period register match or falling edge of external gate signal

Figure 10-1 presents a block diagram of the 16-bit timer module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1) in the T1CON register.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits in the T1CON register.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits in the T1CON register.
- 4. Set or clear the TSYNC bit in T1CON to select synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the interrupt enable bit, T1IE. Use the priority bits, T1IP<2:0>, to set the interrupt priority.



R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
TON	_	TSIDL	_				—		
bit 15	·						bit		
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0		
—	TGATE	TCKPS	S<1:0>		TSYNC	TCS	_		
bit 7							bit		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'			
 -n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own		
bit 15	TON: Timer1	On bit							
	1 = Starts 16-	-bit Timer1							
	0 = Stops 16-	bit Timer1							
bit 14	Unimplemen	ted: Read as '	0'						
oit 13	TSIDL: Stop	SIDL: Stop in Idle Mode bit							
		ue module ope			dle mode				
		module operat		ode					
bit 12-7	Unimplemented: Read as '0'								
bit 6	TGATE: Timer1 Gated Time Accumulation Enable bit								
	When T1CS This bit is ign								
	When T1CS								
		<u>– o.</u> ne accumulatior	n enabled						
		ne accumulation							
bit 5-4	TCKPS<1:0>	Timer1 Input C	Clock Presca	le Select bits					
	11 = 1:256								
	10 = 1:64								
	01 = 1:8 00 = 1:1								
bit 3		ted: Dood oo '	0'						
	-	ited: Read as '		obranization C	alaat hit				
oit 2	When TCS =	er1 External Clo	ock input Syr	ichronization 5	elect bit				
		⊥. iize external clo	ock input						
		nchronize exte		but					
	When TCS =	0:							
	This bit is ign	ored.							
oit 1	TCS: Timer1	Clock Source S	Select bit						
	1 = External o 0 = Internal c	clock from pin 1 lock (Ecx)	T1CK (on the	rising edge)					
	0 = Internal c	. ,							
bit 0			^,						

REGISTER 10-1: T1CON: TIMER1 CONTROL REGISTER

11.0 TIMER2/3 FEATURE

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest PIC24H Family Reference Manual chapters.

The Timer2/3 feature has 32-bit timers that can also be configured as two independent 16-bit timers with selectable operating modes.

As a 32-bit timer, the Timer2/3 feature permits operation in three modes:

- Two Independent 16-bit timers (Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit timer (Timer2/3)
- Single 32-bit synchronous counter (Timer2/3)

The Timer2/3 feature also supports:

- · Timer gate operation
- Selectable Prescaler Settings
- Timer operation during Idle and Sleep modes
- · Interrupt on a 32-bit Period Register Match
- Time Base for Input Capture and Output Compare Modules (Timer2 and Timer3 only)
- ADC1 Event Trigger (Timer2/3 only)

Individually, all eight of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the event trigger. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON and T3CON registers. T2CON registers are shown in generic form in Register 11-1. T3CON registers are shown in Register 11-2.

For 32-bit timer/counter operation, Timer2 is the least significant word, and Timer3 is the most significant word of the 32-bit timers.

Note: For 32-bit operation, T3CON control bits are ignored. Only T2CON control bit is used for setup and control. Timer2 clock and gate inputs are used for the 32-bit timer modules, but an interrupt is generated with the Timer3 interrupt flags.

11.1 32-bit Operation


To configure the Timer2/3 feature for 32-bit operation:


- 1. Set the corresponding T32 control bit.
- 2. Select the prescaler ratio for Timer2 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3 contains the most significant word of the value, while PR2 contains the least significant word.
- 5. If interrupts are required, set the interrupt enable bit, T3IE. Use the priority bits T3IP<2:0> to set the interrupt priority. While Timer2 controls the timer, the interrupt appears as a Timer3 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair TMR3:TMR2. TMR3 always contains the most significant word of the count, while TMR2 contains the least significant word.

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.





R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
TON	—	TSIDL		—		—	_		
pit 15		·				· ·	bit		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0		
	TGATE	TCK	PS<1:0>	T32 ⁽¹⁾	—	TCS	—		
pit 7							bit		
egend:	- 1-14		- 1-14						
R = Readabl		W = Writable		U = Unimplem					
n = Value at	POR	'1' = Bit is se	el	'0' = Bit is clea	ared	x = Bit is unkn	own		
bit 15	TON: Timer2	2 On hit							
JIL 15	When T32 =								
		2-bit Timer2/3							
	0 = Stops 32	-bit Timer2/3							
	<u>When T32 =</u>								
	1 = Starts 16								
oit 14	-	0 = Stops 16-bit Timer2 Unimplemented: Read as '0'							
bit 13	•	TSIDL: Stop in Idle Mode bit							
	•	1 = Discontinue module operation when device enters Idle mode							
			ation in Idle mo						
oit 12-7	Unimpleme	nted: Read as	'0'						
oit 6	TGATE: Tim	er2 Gated Tim	e Accumulatio	n Enable bit					
	When TCS =								
	This bit is igr When TCS =								
		<u>- o.</u> ne accumulati	on enabled						
		ne accumulati							
oit 5-4	TCKPS<1:0	>: Timer2 Inpu	t Clock Presca	ale Select bits					
	11 = 1:256								
	10 = 1:64 01 = 1:8								
	01 - 1.8 00 = 1:1								
bit 3	T32: 32-bit T	imer Mode Se	elect bit ⁽¹⁾						
			m a single 32-b	pit timer					
	0 = Timer2 a	0 = Timer2 and Timer3 act as two 16-bit timers							
oit 2	Unimpleme	nted: Read as	'0'						
pit 1		2 Clock Source							
			T2CK (on the	rising edge)					
oit O	0 = Internal o	clock (FCY) nted: Read as	·^'						
лıU	ommpleme	meu. Reau as	U						

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
TON ⁽¹⁾	—	TSIDL ⁽¹⁾	—	—		—	—		
bit 15							bit		
U-0	R/W-0 TGATE ⁽¹⁾	R/W-0 TCKPS<	R/W-0	U-0	U-0	R/W-0 TCS ⁽¹⁾	U-0		
 bit 7	IGAIE''	ICKP3	\$1.0	—	_	10307	bit		
							Dit		
egend:									
R = Readable	bit	W = Writable b	oit	U = Unimplen	nented bit, rea	d as '0'			
n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own		
		(4)							
bit 15	TON: Timer3								
	1 = Starts 16-l 0 = Stops 16-l								
pit 14	•		,						
	Unimplemented: Read as '0'								
bit 13	TSIDL: Stop in Idle Mode bit ⁽¹⁾ 1 = Discontinue module operation when device enters Idle mode								
		module operati							
oit 12-7		ted: Read as 'd							
oit 6	TGATE: Time	r3 Gated Time	Accumulatio	n Enable bit ⁽¹⁾					
	When TCS =	<u>1:</u>							
	This bit is igno	ored.							
	When TCS =								
		e accumulation e accumulation							
oit 5-4				No Soloot hito(1)					
JIL 5-4	11 = 1:256	: Timers input o	JIOCK Presca	ale Select bits ⁽¹⁾					
	10 = 1:64								
	01 = 1:8								
	00 = 1:1								
oit 3-2	•	ted: Read as 'o							
pit 1	TCS: Timer3 (Clock Source S	Select bit ⁽¹⁾						
	1 = External c	lock from pin T	3CK (on the	rising edge)					
	0 = Internal cl	ock (FCY)							

REGISTER 11-2: T3CON CONTROL REGISTER

functions are set through T2CON.

NOTES:

www.DataSheet4U.com

12.0 INPUT CAPTURE

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest PIC24H Family Reference Manual chapters.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The PIC24HJ12GP201/202 devices support up to eight input capture channels.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

- · Simple Capture Event modes:
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin
- Capture timer value on every edge (rising and falling)

- Prescaler Capture Event modes:
 - Capture timer value on every 4th rising edge of input at ICx pin
 - -Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select one of two 16-bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- Interrupt on input capture event
- 4-word FIFO buffer for capture values
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Use of input capture to provide additional sources of external interrupts




FIGURE 12-1: INPUT CAPTURE BLOCK DIAGRAM

12.1 Input Capture Registers

REGISTER 12-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
_		ICSIDL		_			_	
oit 15							bit	
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0	
ICTMR	ICI	<1:0>	ICOV	ICBNE		ICM<2:0>		
oit 7							bit	
_egend:								
R = Readable b	bit	W = Writable	bit	U = Unimplem	nented bit. rea	d as '0'		
n = Value at P		'1' = Bit is se		'0' = Bit is clea		x = Bit is unkn	own	
	-		-				-	
oit 15-14	Unimpleme	nted: Read as	ʻ0 '					
	-	ut Capture Mod		e Control bit				
		oture module w	-					
				operate in CPU	Idle mode			
	Unimplemented: Read as '0'							
pit 7	-	it Capture Time						
	 TMR2 contents are captured on capture event TMR3 contents are captured on capture event 							
bit 6-5		elect Number of	-					
		ot on every four	• •	•				
		ot on every third						
	•	ot on every second ot on every cap	•	vent				
bit 4	-			bit (read-only)				
	-	oture overflow of	-					
		capture overflo						
bit 3	ICBNE: Inpu	t Capture Buffe	er Empty Statu	s bit (read-only))			
				ast one more c	apture value c	an be read		
		oture buffer is e						
bit 2-0		nput Capture M			dovice is in Cl	oon or Idlo mode		
				control bits are i		eep or Idle mode	;	
		ed (module disa				- /		
		re mode, every	-	-				
		re mode, every re mode, every		е				
		re mode, every						
	001 = Captu	re mode, every	edge (rising a					
	•			pt generation for	or this mode.)			
	000 = input	capture module	turnea oπ					

13.0 OUTPUT COMPARE

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest PIC24H Family Reference Manual chapters.

13.1 Setup for Single Output Pulse Generation

www.DataSheet4U.co/When the OCM control bits (OCxCON<2:0>) are set to '100', the selected output compare channel initializes the OCx pin to the low state and generates a single output pulse.

> To generate a single output pulse, the following steps are required. These steps assume timer source is initially turned off but this is not a requirement for the module operation.

- 1. Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
- 2. Calculate time to the rising edge of the output pulse relative to the TMRy start value (0000h).
- 3. Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.
- 4. Write the value computed in step 2 into the Output Compare register, OCxR, and the value computed in step 3 into the Output Compare Secondary register, OCxRS.
- 5. Set Timer Period register, PRy, to a value equal to or greater than value in OCxRS, the Output Compare Secondary register.
- 6. Set the OCM bits to '100' and the OCTSEL (OCxCON<3>) bit to the desired timer source. The OCx pin state will now be driven low.
- Set the TON (TyCON<15>) bit to '1', which enables the compare time base to count. Upon the first match between TMRy and OCxR, the OCx pin will be driven high.

When the incrementing timer, TMRy, matches the Output Compare Secondary register, OCxRS, the second and trailing edge (high-to-low) of the pulse is driven onto the OCx pin. No additional pulses are driven onto the OCx pin and it remains at low. As a result of the second compare match event, the OCxIF interrupt flag bit is set. This will result in an interrupt if it is enabled by setting the OCxIE bit. For further information on peripheral interrupts, refer to **Section 6.0 "Interrupt Controller"**.

 To initiate another single pulse output, change the Timer and Compare register settings, if needed, and then issue a write to set the OCM bits to '100'. Disabling and re-enabling the timer, and clearing the TMRy register, are not required, but may be advantageous for defining a pulse from a known event time boundary.

The output compare module does not have to be disabled after the falling edge of the output pulse. Another pulse can be initiated by rewriting the value of the OCxCON register.

13.2 Setup for Continuous Output Pulse Generation

When the OCM control bits (OCxCON<2:0>) are set to '101', the selected output compare channel initializes the OCx pin to the low state and generates output pulses on each and every compare match event.

To configure the module for generation of a continuous stream of output pulses, the following steps are required. These steps assume timer source is initially turned off but this is not a requirement for the module operation.

- Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
- 2. Calculate time to the rising edge of the output pulse relative to the TMRy start value (0000h).
- 3. Calculate the time to the falling edge of the pulse, based on the desired pulse width and the time to the rising edge of the pulse.
- 4. Write the values computed in step 2 into the Output Compare register, OCxR, and value computed in step 3 into the Output Compare Secondary register, OCxRS.
- 5. Set Timer Period register, PRy, to a value equal to or greater than value in OCxRS, the Output Compare Secondary Register.
- 6. Set the OCM bits to '101' and the OCTSEL bit to the desired timer source. The OCx pin state will now be driven low.
- Enable the compare time base by setting the TON (TyCON<15>) bit to '1'. Upon the first match between TMRy and OCxR, the OCx pin will be driven high.

When the compare time base, TMRy, matches the Output Compare Secondary register, OCxRS, the second and trailing edge (high-to-low) of the pulse is driven onto the OCx pin.

8. As a result of the second compare match event, the OCxIF interrupt flag bit is set.

When the compare time base and the value in its respective Timer Period register match, the TMRy register resets to 0x0000 and resumes counting.

 Steps 8 through 11 are repeated and a continuous stream of pulses is generated, indefinitely. The OCxIF flag is set on each OCxRS-TMRy compare match event.

13.3 Pulse-Width Modulation (PWM) Mode

Use the following steps when configuring the output compare module for PWM operation:

- 1. Set the PWM period by writing to the selected Timer Period register (PRy).
- 2. Set the PWM duty cycle by writing to the OCxRS register.
- 3. Write the OxCR register with the initial duty cycle.
- 4. Enable interrupts, if required, for the timer and output compare modules. The output compare interrupt is required for PWM Fault pin utilization.
- 5. Configure the output compare module for one of two PWM operation modes by writing to the Output Compare Mode bits, OCM<2:0> and (OCxCON<2:0>).

Set the TMRy prescale value and enable the time base by setting TON = 1 (TxCON<15>)

Note: The OCxR register should be initialized before the output compare module is first enabled. The OCxR register becomes a read-only duty cycle register when the module is operated in the PWM modes. The value held in OCxR will become the PWM duty cycle for the first PWM period. The contents of the Output Compare Secondary register, OCxRS, will not be transferred into OCxR until a time base period match occurs.

13.3.1 PWM PERIOD

The PWM period is specified by writing to PRy, the Timer Period register. The PWM period can be calculated using Equation 13-1:

EQUATION 13-1: CALCULATING THE PWM PERIOD

PWM Period = $[(PRy) + 1] \cdot TCY \cdot (Timer Prescale Value)$ where: PW/M = 1/(PW/M = 1)

PWM Frequency = 1/[PWM Period]

Note: A PRy value of N will produce a PWM period of N + 1 time base count cycles. For example, a value of 7 written into the PRy register will yield a period consisting of eight time base cycles.

13.3.2 PWM DUTY CYCLE

Specify the PWM duty cycle is specified by writing to the OCxRS register. The OCxRS register can be written to at any time, but the duty cycle value is not latched into OCxR until a match between PRy and TMRy occurs (i.e., the period is complete). This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation. In the PWM mode, OCxR is a read-only register.

Some important boundary parameters of the PWM duty cycle include:

- If the Output Compare register, OCxR, is loaded with 0000h, the OCx pin will remain low (0% duty cycle).
- If OCxR is greater than PRy (Timer Period register), the pin will remain high (100% duty cycle).
- If OCxR is equal to PRy, the OCx pin will be low for one time base count value and high for all other count values.

See Example 13-1 for PWM mode timing details. Table 13-1 shows example PWM frequencies and resolutions for a device operating at 10 MIPS.

EQUATION 13-2: CALCULATION FOR MAXIMUM PWM RESOLUTION

Maximum PWM Resolution (bits) = $\frac{\log_{10} \left(\frac{FCY}{FPWM}\right)}{\log_{10}(2)}$ bits	
---	--

PWM PERIOD AND DUTY CYCLE CALCULATIONS EXAMPLE 13-1:

1. Find the Timer Period register value for a desired PWM frequency that is 52.08 kHz, where FCY = 16 MHz and a Timer2 prescaler setting of 1:1.

TCY = 62.5 ns

PWM Period = 1/PWM Frequency = 1/52.08 kHz = 19.2 ms

PWM Period = $(PR2 + 1) \cdot TCY \cdot (Timer2 Prescale Value)$

= (PR2 + 1) • 62.5 ns • 1 19.2 ms

= 306

PR2

- 2. Find the maximum resolution of the duty cycle that can be used with a 52.08 kHz frequency and a 32 MHz device clock rate: PWM Resolution = $\log_{10}(FCY/FPWM)/\log_{10}2)$ bits
 - - = $(\log_{10}(16 \text{ MHz}/52.08 \text{ kHz})/\log_{10}2)$ bits
 - = 8.3 bits

TABLE 13-1: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 4 MIPS (Fcy = 4 MHz)


PWM Frequency	7.6 Hz	61 Hz	122 Hz	977 Hz	3.9 kHz	31.3 kHz	125 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

TABLE 13-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 16 MIPS (Fcy = 16 MHz)

PWM Frequency	30.5 Hz	244 Hz	488 Hz	3.9 kHz	15.6 kHz	125 kHz	500 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

TABLE 13-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MIPS (Fcy = 40 MHz)

PWM Frequency	76 Hz	610 Hz	1.22 Hz	9.77 kHz	39 kHz	313 kHz	1.25 MHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5



13.4 Output Compare Register

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	_	OCSIDL		_	_		_
bit 15							bit
U-0	U-0	U-0	R-0 HC	R/W-0	R/W-0	R/W-0	R/W-0
_	-	_	OCFLT	OCTSEL		OCM<2:0>	
pit 7							bit
_egend:		HC = Cleared i	n Hardware	HS = Set in F	lardware		
R = Readab	le bit	ad as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	nown
oit 12-5 oit 4	0CFLT: PW 1 = PWM Fa 0 = No PWM	nted: Read as '0 M Fault Condition ault condition has / Fault condition nly used when O	n Status bit occurred (clea has occurred		e only)		
oit 3	OCTSEL: O 1 = Timer3 is	utput Compare T s the clock sourc s the clock sourc	ïmer Select bi e for Compare	t ex			
oit 2-0	111 = PWM 110 = PWM 101 = Initiali 100 = Initiali 011 = Comp 010 = Initiali	Output Compare mode on OCx, F mode on OCx, F ize OCx pin low, ize OCx pin low, pare event toggle ize OCx pin high, ize OCx pin low,	ault pin enable ault pin disable generate conti generate single s OCx pin compare even	ed led inuous output pi e output pulse o nt forces OCx p	on OCx pin in low	pin	

DECISTED 42 4

NOTES:

ww.DataSheet4U.com

14.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest PIC24H Family Reference Manual chapters.
- The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, analog-to-digital (A/D) converters, etc. The SPI module is compatible with SPI and SIOP from Motorola[®].

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates status conditions.

The serial interface consists of 4 pins:

- SDIx (serial data input)
- SDOx (serial data output)
- SCKx (shift clock input or output)
- SSx (active low slave select).

In Master mode operation, SCK is a clock output. In Slave mode, it is a clock input.

14.1 Interrupts

A series of 8 or 16 clock pulses shift out bits from the SPIxSR to SDOx pin and simultaneously shift in data from the SDIx pin. An interrupt is generated when the transfer is complete and the corresponding interrupt flag bit (SPI1IF) is set. This interrupt can be disabled through an interrupt enable bit (SPI1IE).

14.2 Receive Operations

The receive operation is double-buffered. When a complete byte is received, it is transferred from SPIxSR to SPIxBUF.

If the receive buffer is full when new data is being transferred from SPIxSR to SPIxBUF, the module sets the SPIROV bit, indicating an overflow condition. The transfer of the data from SPIxSR to SPIxBUF is not completed, and the new data is lost. The module will not respond to SCL transitions while SPIROV is '1', effectively disabling the module until SPIxBUF is read by user software.

14.3 Transmit Operations

Transmit writes are also double-buffered. The user application writes to SPIxBUF. When the Master or Slave transfer is completed, the contents of the shift register (SPIxSR) are moved to the receive buffer. If any transmit data has been written to the buffer register, the contents of the transmit buffer are moved to SPIxSR. The received data is thus placed in SPIxBUF and the transmit data in SPIxSR is ready for the next transfer.

Note: Both the transmit buffer (SPIxTXB) and the receive buffer (SPIxRXB) are mapped to the same register address, SPIxBUF. Do not perform read-modify-write operations (such as bit-oriented instructions) on the SPIxBUF register.

14.4 SPI Setup

To set up the SPI module for the Master mode of operation:

- 1. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSn register.
 - b) Set the SPIxIE bit in the respective IECn register.
 - c) Write the SPIxIP bits in the respective IPCn register to set the interrupt priority.
- 2. Write the desired settings to the SPIxCON register with MSTEN (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- 5. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSn register.
 - b) Set the SPIxIE bit in the respective IECn register.
 - c) Write the SPIxIP bits in the respective IPCn register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- 5. If the CKE bit is set, then set the SSEN bit (SPIxCON1<7>) to enable the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

The SPI module generates an interrupt indicating completion of a byte or word transfer, as well as a separate interrupt for all SPI error conditions.




FIGURE 14-1: SPI MODULE BLOCK DIAGRAM






FIGURE 14-2: SPI MASTER/SLAVE CONNECTION











© 2007 Microchip Technology Inc.









EQUATION 14-1: RELATIONSHIP BETWEEN DEVICE AND SPI CLOCK SPEED

 $FSCK = \frac{FCY}{Primary Prescaler * Secondary Prescaler}$

TABLE 14-1: SAMPLE SCKx FREQUENCIES

Fcy = 40 MHz	Secondary Prescaler Settings						
FCT - 40 MHZ	PCY = 40 MHZ			4:1	6:1	8:1	
Primary Prescaler Settings	1:1	Invalid	Invalid	10000	6666.67	5000	
	4:1	10000	5000	2500	1666.67	1250	
	16:1	2500	1250	625	416.67	312.50	
	64:1	625	312.5	156.25	104.17	78.125	
Fcy = 5 MHz							
Primary Prescaler Settings	1:1	5000	2500	1250	833	625	
	4:1	1250	625	313	208	156	
	16:1	313	156	78	52	39	
	64:1	78	39	20	13	10	

Note: SCKx frequencies shown in kHz.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
SPIEN		SPISIDL	_	—	_	_	_
bit 15						·	bit
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0
_	SPIROV	—		_		SPITBF	SPIRBF
bit 7							bit
Legend:		C = Clearable	bit				
R = Readab	le bit	W = Writable b	it	U = Unimplen	nented bit, rea	ad as '0'	
n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown
bit 14 bit 13 bit 12-7 bit 6	SPISIDL: Stop 1 = Discontinu 0 = Continue Unimplement	ted: Read as '0 o in Idle Mode b ue module operation module operation ted: Read as '0 eive Overflow F	it ation when o on in Idle mo	device enters Idl ode	le mode		
	previous	te/word is comp data in the SPIx ow has occurred	BUF registe	ved and discarde er.	ed. The user s	software has not	t read the
bit 5-2	Unimplement	ted: Read as '0	,				
bit 1	1 = Transmit r 0 = Transmit s Automatically		SPIxTXB is B is empty when CPU	full writes SPIxBUF			SPIxSR
bit 0	Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxS SPIRBF: SPIx Receive Buffer Full Status bit 1 = Receive complete, SPIxRXB is full 0 = Receive is not complete, SPIxRXB is empty Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB Automatically cleared in hardware when core reads SPIxBUF location, reading SPIxRXB						

REGISTER 14-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾
bit 15							bi
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>
oit 7		·					bi
_egend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
n ≝ Value at F	POR	'1' = Bit is set	t	'0' = Bit is clea	ared	x = Bit is unkn	iown
oit 15-13	Unimplemer	nted: Read as '	0'				
oit 12	DISSCK: Dis	able SCKx pin	bit (SPI Maste	er modes only)			
		SPI clock is disa					
	0 = Internal S	SPI clock is ena	abled				
oit 11		able SDOx pin					
	 1 = SDOx pin is not used by module; pin functions as I/O 0 = SDOx pin is controlled by the module 						
	•		•				
bit 10		ord/Byte Comm					
		ication is word- ication is byte-					
oit 9		ata Input Sam					
JIL 9	Master mode						
		<u></u> a sampled at e	nd of data out	out time			
		a sampled at m					
	Slave mode:						
		e cleared when		in Slave mode.			
bit 8		lock Edge Sele					
					clock state to Id ck state to activ		
bit 7	SSEN: Slave	Select Enable	bit (Slave mo	de)			
		used for Slave					
				rolled by port fu	inction.		
pit 6	CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level; active state is a low level						
				/e state is a low e state is a high			
oit 5		ster Mode Enat					
	1 = Master m						
	0 = Slave mo						
Note 1: The	e CKE bit is not	t used in the Fr	amed SPI mo	des. Program th	nis bit to '0' for t	he Framed SP	Imodes
	RMEN = 1).						

REGISTER 14-2: SPIxCON1: SPIx CONTROL REGISTER 1

REGISTER 14-2: SPIxCON1: SPIx CONTROL REGISTER 1 (CONTINUED)

bit 4-2	SPRE<2:0>: Secondary Prescale bits (Master mode) 111 = Secondary prescale 1:1 110 = Secondary prescale 2:1
	•
	•
	•
	000 = Secondary prescale 8:1
bit 1-0	PPRE<1:0>: Primary Prescale bits (Master mode)
	11 = Primary prescale 1:1
	10 = Primary prescale 4:1
	01 = Primary prescale 16:1
	00 = Primary prescale 64:1

ww.DataSheet4U.com

Note 1: The CKE bit is not used in the Framed SPI modes. Program this bit to '0' for the Framed SPI modes (FRMEN = 1).

		••••••						
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
FRMEN	SPIFSD	FRMPOL		_	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	
						FRMDLY		
bit 7							bit C	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'		
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 14 bit 13	 1 = Framed SPIx support enabled (SSx pin used as frame sync pulse input/output) 0 = Framed SPIx support disabled SPIFSD: Frame Sync Pulse Direction Control bit 1 = Frame sync pulse input (slave) 0 = Frame sync pulse output (master) FRMPOL: Frame Sync Pulse Polarity bit 1 = Frame sync pulse is active-high 0 = Frame sync pulse is active-low 							
bit 12-2	•	nted: Read as '						
bit 1	FRMDLY: Fra	ame Sync Pulse	Edge Select	bit				
		nc pulse coincient						
bit 0	Unimplemen	nted: This bit m	ust not be set	to '1' by the us	ser application.			

REGISTER 14-3: SPIxCON2: SPIx CONTROL REGISTER 2

15.0 INTER-INTEGRATED CIRCUIT (I²C)

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest PIC24H Family Reference Manual chapters.

The Inter-Integrated Circuit (I^2C) module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard, with a 16-bit interface.

The I²C module has a 2-pin interface:

- The SCLx pin is clock
- The SDAx pin is data

The I^2C module offers the following key features:

- I²C interface supporting both Master and Slave modes of operation
- I²C Slave mode supports 7 and 10-bit address
- I²C Master mode supports 7 and 10-bit address
- I²C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I²C supports multi-master operation, detects bus collision and arbitrates accordingly

15.1 Operating Modes

The hardware fully implements all the master and slave functions of the I^2C Standard and Fast mode specifications, as well as 7 and 10-bit addressing.

The l^2C module can operate either as a slave or a master on an l^2C bus.

The following types of I²C operation are supported:

- I²C slave operation with 7-bit address
- I²C slave operation with 10-bit address
- I²C master operation with 7 or 10-bit address

For details about the communication sequence in each of these modes, refer to the *"PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest PIC24H Family Reference Manual chapters.

15.2 I²C Registers

I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write.

- I2CxRSR is the shift register used for shifting data
- I2CxRCV is the receive buffer and the register to which data bytes are written, or from which data bytes are read
- I2CxTRN is the transmit register to which bytes are written during a transmit operation
- The I2CxADD register holds the slave address
- A status bit, ADD10, indicates 10-bit Address mode
- I2CxBRG acts as the Baud Rate Generator (BRG) reload value

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV, and an interrupt pulse is generated.

15.3 I²C Interrupts

The I²C module generates two interrupt flags:

- MI2CxIF (I²C Master Events Interrupt flag)
- SI2CxIF (I²C Slave Events Interrupt flag).

A separate interrupt is generated for all I²C error conditions.


15.4 Baud Rate Generator

In I²C Master mode, the reload value for the Baud Rate Generator (BRG) is located in the I2CxBRG register. When the BRG is loaded with this value, the BRG counts down to zero and stops until another reload has taken place. If clock arbitration is taking place, for example, the BRG is reloaded when the SCLx pin is sampled high.

As per the l^2C standard, FSCL can be 100 kHz or 400 kHz. However, the user application can specify any baud rate up to 1 MHz. I2CxBRG values of '0' or '1' are illegal.

EQUATION 15-1: SERIAL CLOCK RATE

 $I2CxBRG = \left(\frac{FCY}{FSCL} - \frac{FCY}{10.000.000}\right) - 1$



15.5 I²C Module Addresses

The 10-bit I2CxADD register contains the Slave mode addresses.

If the A10M bit (I2CxCON<10>) is '0', the address is interpreted by the module as a 7-bit address. When an address is received, it is compared to the 7 Least Significant bits of the I2CxADD register.

If the A10M bit is '1', the address is assumed to be a 10-bit address. When an address is received, it is compared with the binary value, '11110 A9 A8' (where 'A9' and 'A8' are two Most Significant bits of I2CxADD). If that value matches, the next address will be compared with the Least Significant 8 bits of I2CxADD, as specified in the 10-bit addressing protocol.

TABLE 15-1: 7-BIT I²C™ SLAVE ADDRESSES SUPPORTED BY PIC24HJ12GP201/202

0x00	General call address or Start byte
0x01-0x03	Reserved
0x04-0x07	Hs mode Master codes
0x08-0x77	Valid 7-bit addresses
0x78-0x7b	Valid 10-bit addresses (lower 7 bits)
0x7c-0x7f	Reserved

15.6 Slave Address Masking

The I2CxMSK register (Register 15-3) designates address bit positions as "don't care" for both 7-bit and 10-bit Address modes. Setting a particular bit location (= 1) in the I2CxMSK register causes the slave module to respond, whether the corresponding address bit value is a '0' or '1'. For example, when I2CxMSK is set to '00100000', the Slave module will detect both addresses, '0000000' and '00100000'.

To enable address masking, the IPMI (Intelligent Peripheral Management Interface) must be disabled by clearing the IPMIEN bit (I2CxCON<11>).

15.7 IPMI Support

The control bit IPMIEN enables the module to support the Intelligent Peripheral Management Interface (IPMI). When this bit is set, the module accepts and acts upon all addresses.

15.8 General Call Address Support

The general call address can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledgement.

The general call address is one of eight addresses reserved for specific purposes by the I^2C protocol. It consists of all '0's with R_W = 0.

The general call address is recognized when the General Call Enable (GCEN) bit is set (I2CxCON<7> = 1). When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the I2CxRCV to determine if the address was device-specific or a general call address.

15.9 Automatic Clock Stretch

In Slave modes, the module can synchronize buffer reads and write to the master device by clock stretching.

15.9.1 TRANSMIT CLOCK STRETCHING

Both 10-bit and 7-bit Transmit modes implement clock stretching by asserting the SCLREL bit after the falling edge of the ninth clock, if the TBF bit is cleared, indicating the buffer is empty.

In Slave Transmit modes, clock stretching is always performed, irrespective of the STREN bit. The user's ISR must set the SCLREL bit before transmission is allowed to continue. By holding the SCLx line low, the user application has time to service the ISR and load the contents of the I2CxTRN before the master device can initiate another transmit sequence.

15.9.2 RECEIVE CLOCK STRETCHING

The STREN bit in the I2CxCON register can be used to enable clock stretching in Slave Receive mode. When the STREN bit is set, the SCLx pin will be held low at the end of each data receive sequence.

The user's ISR must set the SCLREL bit before reception is allowed to continue. By holding the SCLx line low, the user application has time to service the ISR and read the contents of the I2CxRCV before the master device can initiate another receive sequence. This prevents buffer overruns.

15.10 Software Controlled Clock Stretching (STREN = 1)

When the STREN bit is '1', the software can clear the SCLREL bit to allow software to control the clock stretching.

If the STREN bit is '0', a software write to the SCLREL bit is disregarded and has no effect on the SCLREL bit.

15.11 Slope Control

The I^2C standard requires slope control on the SDAx and SCLx signals for Fast mode (400 kHz). The control bit, DISSLW, enables the user application to disable slew rate control if desired. It is necessary to disable the slew rate control for 1 MHz mode.

15.12 Clock Arbitration

Clock arbitration occurs when the master deasserts the SCLx pin (SCLx allowed to float high) during any receive, transmit or Restart/Stop condition. When the SCLx pin is allowed to float high, the BRG is suspended from counting until the SCLx pin is actually sampled high. When the SCLx pin is sampled high, the BRG is reloaded with the contents of I2CxBRG and begins counting. This process ensures that the SCLx high time will always be at least one BRG rollover count in the event that the clock is held low by an external device.

15.13 Multi-Master Communication, Bus Collision and Bus Arbitration

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDAx pin, arbitration takes place when the master outputs a '1' on SDAx by letting SDAx float high while another master asserts a '0'. When the SCLx pin floats high, data should be stable. If the expected data on SDAx is a '1' and the data sampled on the SDAx pin = 0, then a bus collision has taken place. The master will set the I^2C master events interrupt flag and reset the master portion of the I^2C port to its Idle state.

15.14 Peripheral Pin Select Limitations

The I²C module has limited peripheral pin select functionality. When the ACTI2C bit in the FPOR configuration register is set to '1', the module uses the SDAx/ SCLx pins. If the ALTI2C bit is '0', the module uses the ASDAx/ASCLx pins.

R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0			
I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN			
bit 15							bit			
R/W-0	R/W-0	R/W-0	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC			
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN			
bit 7							bit			
Legend:		U = Unimpler	mented bit, rea	d as '0'						
R = Readable	bit	W = Writable	•		HC = Cleared in hardware					
-n = Value at F	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unknown				
bit 15		the I2Cx modu			nd SCLx pins a by port function	is serial port pir	าร			
bit 14		ted: Read as	-		2) portrained.or					
bit 13	•									
	I2CSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters an Idle mode									
	0 = Continue module operation in Idle mode									
bit 12	SCLREL: SCLx Release Control bit (when operating as I ² C slave)									
	1 = Release SCLx clock 0 = Hold SCLx clock low (clock stretch)									
	at beginning If STREN = 0	e., software cai of slave transm <u>::</u> ., software can	nission. Hardwa	are clear at en	d of slave recep	elease clock). H otion. ear at beginning				
bit 11	IPMIEN: Intelligent Peripheral Management Interface (IPMI) Enable bit									
	1 = IPMI mode is enabled; all addresses Acknowledged 0 = IPMI mode disabled									
bit 10	A10M: 10-bit Slave Address bit									
) is a 10-bit slav) is a 7-bit slave								
bit 9	DISSLW: Disable Slew Rate Control bit									
		control disable control enable								
bit 8	SMEN: SMbus Input Levels bit									
	 1 = Enable I/O pin thresholds compliant with SMbus specification 0 = Disable SMbus input thresholds 									
bit 7	GCEN: General Call Enable bit (when operating as I ² C slave)									
	(module	is enabled for	reception)	ddress is rece	ived in the I2C>	RSR				
bit 6	 0 = General call address disabled STREN: SCLx Clock Stretch Enable bit (when operating as I²C slave) 									
	Used in conjunction with SCLREL bit.									
	 1 = Enable software or receive clock stretching 0 = Disable software or receive clock stretching 									

REGISTER 15-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive)
	Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (when operating as I ² C master, applicable during master receive)
	 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence. 0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master)
	 1 = Enables Receive mode for I²C. Hardware clear at end of eighth bit of master receive data byte. 0 = Receive sequence not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence. 0 = Stop condition not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence. 0 = Repeated Start condition not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I^2C master)
	 1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence. 0 = Start condition not in progress

REGISTER 1	5-2: I2CxS	TAT: I2Cx S	TATUS REGI	STER					
R-0 HSC	R-0 HSC	U-0	U-0	U-0	R/C-0 HS	R-0 HSC	R-0 HSC		
ACKSTAT	TRSTAT	_	_	—	BCL	GCSTAT	ADD10		
bit 15							bit		
R/C-0 HS	R/C-0 HS	R-0 HSC	R/C-0 HSC	R/C-0 HSC	R-0 HSC	R-0 HSC	R-0 HSC		
IWCOL	I2COV	DA	P	S	RW	RBF	TBF		
bit 7	12001	<u> </u>		0		T(B)	bit		
Legend:			mented bit, rea	ad as '0'					
R = Readable	hit	W = Writable		HS = Set in h	ardwara	HSC = Hardwa	aro cot/cloarc		
-n = Value at P	OR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	iown		
bit 15	(when operat 1 = NACK rec 0 = ACK rece	ceived from sla eived from slav	ster, applicable ave		nsmit operatior	n)			
bit 14	1 = Master tra 0 = Master tra	ansmit is in pro ansmit is not ir	ogress (8 bits ⊣ n progress	+ ACK)		e to master trans end of slave Ack			
bit 13-11	Unimplemen	ted: Read as	' 0 '						
bit 10	BCL: Master Bus Collision Detect bit								
	0 = No collisio	on	n detected dur of bus collision.	-	operation				
bit 9	1 = General o 0 = General o		as received as not received		ess. Hardware o	clear at Stop det	ection.		
bit 8	ADD10: 10-bit Address Status bit								
	0 = 10-bit add	dress was mat dress was not	matched	ched 10-bit ac	ldress Hardwa	re clear at Stop	detection		
bit 7		e Collision Def							
	1 = An attemp 0 = No collisio	pt to write the on	I2CxTRN regis		ause the I ² C mo ousy (cleared by				
bit 6	I2COV: Receive Overflow Flag bit								
	0 = No overflo	ow		Ū.	still holding the				
bit 5	Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software). D_A: Data/Address bit (when operating as I ² C slave)								
	1 = Indicates 0 = Indicates	that the last b that the last b	yte received w yte received w	as data as device add	ress by reception of	f slave byte.			
bit 4	P: Stop bit					2			
-	•		has been dete	ected last					

REGISTER 15-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)
	1 = Read – indicates data transfer is output from slave
	0 = Write – indicates data transfer is input to slave
	Hardware set or clear after reception of I ² C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive complete, I2CxRCV is full
	0 = Receive not complete, I2CxRCV is empty
Sheet4U.com	Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	 1 = Transmit in progress, I2CxTRN is full 0 = Transmit complete, I2CxTRN is empty Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

x = Bit is unknown

I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER **REGISTER 15-3:**

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
—	—	—	_	_		AMSK9	AMSK8	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'				

bit 15-10 Unimplemented: Read as '0' bit 9-0

-n = Value at POR

AMSKx: Mask for Address bit x Select bit

'1' = Bit is set

1 = Enable masking for bit x of incoming message address; bit match not required in this position

'0' = Bit is cleared

0 = Disable masking for bit x; bit match required in this position

NOTES:

ww.DataSheet4U.com

16.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest PIC24H Family Reference Manual chapters.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the PIC24HJ12GP201/202 device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA[®] encoder and decoder.

The primary features of the UART module are:


- Full-Duplex, 8- or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, odd or no parity options (for 8-bit data)
- · One or two stop bits

- Hardware Flow Control Option with UxCTS and UxRTS pins
- Fully Integrated Baud Rate Generator with 16-bit prescaler
- Baud rates ranging from 1 Mbps to 15 Mbps at 16 MIPS
- 4-deep First-In First-Out (FIFO) Transmit Data Buffer
- · 4-Deep FIFO Receive Data Buffer
- Parity, framing and buffer overrun error detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive interrupts
- A separate interrupt for all UART error conditions
- · Loopback mode for diagnostic support
- · Support for Sync and Break characters
- Support for automatic baud rate detection
- · IrDA encoder and decoder logic
- · 16x baud clock output for IrDA support

A simplified block diagram of the UART module is shown in Figure 16-1. The UART module consists of these key hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 16-1: UART SIMPLIFIED BLOCK DIAGRAM



© 2007 Microchip Technology Inc.

16.1 UART Baud Rate Generator

The UART module includes a dedicated 16-bit BRG. The BRGx register controls the period of a free-running 16-bit timer. Equation 16-1 shows the formula for computation of the baud rate with BRGH = 0.

EQUATION 16-1: UART BAUD RATE WITH BRGH = 0

Baud Rate =
$$\frac{FCY}{16 \cdot (BRGx + 1)}$$

DataSheet4U.c BRC

BRGx = $\frac{FCY}{16 \cdot Baud Rate} - 1$

Note: FCY denotes the instruction cycle clock frequency (Fosc/2).

Example 16-1 shows the calculation of the baud rate error for the following conditions:

- Fcy = 4 MHz
- Desired Baud Rate = 9600

The maximum baud rate (BRGH = 0) possible is FCY/16 (for BRGx = 0), and the minimum baud rate possible is FCY/(16 * 65536).

Equation 16-2 shows the formula for computation of the baud rate with BRGH = 1.

EQUATION 16-2: UART BAUD RATE WITH BRGH = 1

Baud Rate =
$$\frac{FCY}{4 \cdot (BRGx + 1)}$$

BRGx = $\frac{FCY}{4 \cdot Baud Rate} - 1$

Note: FCY denotes the instruction cycle clock frequency (FOSC/2).

The maximum baud rate (BRGH = 1) possible is FCY/4 (for BRGx = 0), and the minimum baud rate possible is FCY/(4 * 65536).

Writing a new value to the BRGx register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

EXAMPLE 16-1: BAUD RATE ERROR CALCULATION (BRGH = 0)

Desired Baud Rate	=	FCY/(16 (BRGx + 1))
Solving for BRGx Va	lue:	
BRGx BRGx BRGx		((FCY/Desired Baud Rate)/16) – 1 ((4000000/9600)/16) – 1 25
Calculated Baud Rate	e = =	4000000/(16 (25 + 1)) 9615
Error	= =	(Calculated Baud Rate – Desired Baud Rate) Desired Baud Rate (9615 – 9600)/9600 0.16%

16.2 Transmitting in 8-bit Data Mode

- 1. Set up the UART:
 - a) Write appropriate values for data, parity and Stop bits.
 - b) Write appropriate baud rate value to the BRGx register.
 - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write data byte to lower byte of UxTXREG word. The value will be immediately transferred to the
- vw.DataSheet4U.com

Transmit Shift Register (TSR) and the serial bit stream will start shifting out with the next rising edge of the baud clock.

Alternately, the data byte can be transferred while UTXEN = 0, and the user application can set UTXEN. This causes the serial bit stream to begin immediately, because the baud clock starts from a cleared state.

A transmit interrupt will be generated as per interrupt control bits, UTXISEL<1:0>.

16.3 Transmitting in 9-bit Data Mode

- 1. Set up the UART (as described in Section 16.2 "Transmitting in 8-bit Data Mode").
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. The serial bit stream will start shifting out with the first rising edge of the baud clock.

A transmit interrupt will be generated as per the setting of control bits, UTXISEL<1:0>.

16.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an auto-baud Sync byte.

- 1. Configure the UART for the desired mode.
- 2. Set UTXEN and UTXBRK, which sets up the Break character.
- 3. Load the UxTXREG register with a dummy character to initiate transmission (value is ignored).
- 4. Write 0x55 to UxTXREG, which loads the Sync character into the transmit FIFO. After the Break has been sent, the UTXBRK bit is reset by hardware.

The Sync character now transmits.

16.5 Receiving in 8-bit or 9-bit Data Mode

- 1. Set up the UART (as described in Section 16.2 "Transmitting in 8-bit Data Mode").
- Enable the UART. A receive interrupt will be generated when one or more data characters have been received as per interrupt control bits, URXISEL<1:0>.
- 3. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 4. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

16.6 <u>Flow C</u>ontrol Using UxCTS and UxRTS Pins

UARTx Clear to Send ($\overline{\text{UxCTS}}$) and Request to Send ($\overline{\text{UxRTS}}$) are the two hardware controlled active-low pins associated with the UART module. The UEN<1:0> bits in the UxMODE register configure these pins.

These two pins allow the UART to operate in Simplex and Flow Control modes. They are implemented to control the transmission and the reception between the Data Terminal Equipment (DTE).

16.7 Infrared Support

The UART module provides two types of infrared UART support:

- IrDA clock output to support external IrDA encoder and decoder device (legacy module support)
- Full implementation of the IrDA encoder and decoder.

16.7.1 EXTERNAL IrDA SUPPORT – IrDA CLOCK OUTPUT

To support external IrDA encoder and decoder devices, the BCLK pin can be configured to generate the 16x baud clock. With UEN<1:0> = 11, the BCLK pin will output the 16x baud clock if the UART module is enabled. The pin can be used to support the IrDA codec chip.

16.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UART module includes full implementation of the IrDA encoder and decoder. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
UARTEN	_	USIDL	IREN ⁽¹⁾	RTSMD	—	UEN	<1:0>
bit 15			•				bit
R/W-0 HC	R/W-0	R/W-0 HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	URXINV	BRGH	-	L<1:0>	STSEL
pit 7		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Croutt	Bitteri	1 1002	2 11.0	bit
_egend:		HC = Hardwa	re cleared				
R = Readable	bit	W = Writable		U = Unimple	mented bit, read	d as '0'	
n = Value at f		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
				0 Dit io oit		X Bit lo unit	
bit 15	1 = UARTx is		IARTx pins ar			ined by UEN<1: JARTx power co	
pit 14	Unimplement	ted: Read as '	0'				
pit 13	USIDL: Stop i	n Idle Mode bi	t				
		ue module opera			dle mode		
pit 12	IREN: IrDA EI	ncoder and De	coder Enable	bit ⁽¹⁾			
		oder and deco					
pit 11	RTSMD: Mod	e Selection for	UxRTS Pin b	it			
		in in Simplex r in in Flow Con					
pit 10	Unimplement	ted: Read as '	0'				
oit 9-8	UEN<1:0>: U	ARTx Enable I	oits				
	10 = UxTX, U 01 = UxTX, U	xRX, UxCTS a xRX and UxR ⁻ id UxRX pins a	and UxRTS pir	ns are enablec abled an <u>d use</u>	l and used ed; UxCTS pin o	ontrolled by port controlled by po 3CLK pins contr	rt latches
pit 7		-up on Start bi					
		are on following	•	kRX pin; interro	upt generated o	n falling edge; l	oit cleared
oit 6	LPBACK: UA	RTx Loopback	Mode Select	bit			
		oopback mode					
oit 5	-	<pre>< mode is disal >Baud Enable</pre>					
JIL O	1 = Enable ba before otl	aud rate meas her data; clear	urement on the	e upon comple		eception of a Sy	ync field (55
oit 4	URXINV: Rec	e measuremen		Jompieren			
		aiva Dala di i	waraian Lit				

REGISTER 16-1: UxMODE: UARTx MODE REGISTER

Note 1: This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 16-1: UxMODE: UARTx MODE REGISTER (CONTINUED)

bit 3	BRGH: High Baud Rate Enable bit
	 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits
	 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity
bit 0	STSEL: Stop Bit Selection bit
	1 = Two Stop bits 0 = One Stop bit
Note 1:	This feature is only available for the 16x BRG mode (BRGH = 0).

R/W-0	R/W-0	R/W-0	U-0	R/W-0 HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV ⁽¹⁾	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT
bit 15							bit
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
-	-	-		-	-		-
bit 7	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
							5
Legend:		HC = Hardwar	e cleared				
R = Readable	bit	W = Writable I	oit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
	transmit 01 = Interrupt operatio 00 = Interrupt at least of	t when a charact buffer become t when the last ons are complet t when a charact one character o	s empty character is s ed cter is transfe pen in the tra		e Transmit Shif	t Register; all tr	ansmit
bit 14	1 = IrDA enc	A Encoder Trans oded, UxTX Idle oded, UxTX Idle	e state is '1'	Inversion bit ⁽¹⁾			
bit 12	Unimplemen	ted: Read as 'd)'				
bit 11	UTXBRK: Tra	ansmit Break bi	t				
	cleared b	nc Break on nex by hardware upo ak transmission	on completio		lowed by twelv	e '0' bits, follow	ed by Stop t
bit 10	UTXEN: Tran	smit Enable bit					
		enabled, UxTX disabled, any p		ed by UARTx smission is abo	rted and buffer	is reset. UxTX	pin controll
bit 9	UTXBF: Tran	smit Buffer Full	Status bit (re	ead-only)			
	1 = Transmit 0 = Transmit		l, at least on	e more characte	er can be writte	n	
bit 8		mit Shift Registe					
				ransmit buffer is a transmission			as complete
bit 7-6	URXISEL<1:	0>: Receive Inte	errupt Mode	Selection bits			
	10 = Interrupt 0x = Interrup	t is set on UxRS	SR transfer m ny character	naking the receinaking the receinaking the receinaking the receined and one characters.	ve buffer 3/4 fu	ll (i.e., has 3 da	ata characte
bit 5	ADDEN: Add	ress Character	Detect hit (h	t 0 of reactived	data = 1)		
				it 8 of received	$ddtd = \pm j$		

REGISTER 16-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

(IREN = 1).

REGISTER 16-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle
	0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	1 = Receive buffer has overflowed
	 0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 → 0 transition) will reset the receiver buffer and the UxRSR to the empty state.
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty
Note 1:	Value of bit only affects the transmit properties of the module when the IrDA encoder is enabled

(IREN = 1).

PIC24HJ12GP201/202

NOTES:

www.DataSheet4U.com

17.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest PIC24H Family Reference Manual chapters.

The PIC24HJ12GP201/202 devices have up to 10 ADC module input channels.

The AD12B bit (AD1CON1<10>),allows each of the ADC modules to be configured as either a 10-bit, 4-sample-and-hold ADC (default configuration) or a 12-bit, 1-sample-and-hold ADC.

Note: The ADC module must be disabled before the AD12B bit can be modified.

17.1 Key Features

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- Up to 10 analog input pins
- · External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- · Automatic Channel Scan mode
- · Selectable conversion trigger source
- Selectable Buffer Fill modes
- Operation during CPU Sleep and Idle modes
- 16-word conversion result buffer

The 12-bit ADC configuration supports all the above features, except:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only 1 sample-and-hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the ADC can have up to 10 analog input pins, designated AN0 through AN9. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs can be shared with other analog input pins.

The actual number of analog input pins and external voltage reference input configuration will depend on the specific device. Refer to the device data sheet for further details.

A block diagram of the ADC is shown in Figure 17-1.

17.2 ADC Initialization

To configure the ADC module:

- 1. Select port pins as analog inputs (AD1PCFGH<15:0> or AD1PCFGL<15:0>).
- 2. Select voltage reference source to match expected range on analog inputs (AD1CON2<15:13>).
- Select the analog conversion clock to match desired data rate with processor clock (AD1CON3<5:0>).
- 4. Determine how many sample-and-hold channels will be used (AD1CON2<9:8> and AD1PCFGH<15:0> or AD1PCFGL<15:0>).
- 5. Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>).
- 6. Select the way conversion results are presented in the buffer (AD1CON1<9:8>).
 - a) Turn on the ADC module (AD1CON1<15>).
- 7. Configure ADC interrupt (if required):
 - a) Clear the AD1IF bit.
 - b) Select ADC interrupt priority.

PIC24HJ12GP201/202






FIGURE 17-1: ADC1 MODULE BLOCK DIAGRAM

EQUATION 17-1: ADC CONVERSION CLOCK PERIOD

$$T_{AD} = T_{CY}(ADCS + 1)$$
$$ADCS = \frac{T_{AD}}{T_{CY}} - 1$$







R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
ADON		ADSIDL	_	_	AD12B	FORM	/<1:0>			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/C-0			
					Г	HC,HS	HC, HS			
	SSRC<2:0>		—	SIMSAM	ASAM	SAMP	DONE			
bit 7							bit C			
Legend:		HC = Cleared b	y hardware	HS = Set by	hardware					
R = Readable	bit	W = Writable b	-	U = Unimplei	mented bit, rea	d as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	nown			
bit 15		Operating Mode								
	1 = ADC mc 0 = ADC is 0	dule is operating								
bit 14		nted: Read as '0'								
bit 13	-	p in Idle Mode bi								
~		nue module oper		levice enters lo	lle mode					
		e module operation								
bit 12-11	Unimpleme	nted: Read as '0								
bit 10	AD12B: 10-b	oit or 12-bit Opera	ation Mode b	it						
		-channel ADC op								
h :+ 0 0	 0 = 10-bit, 4-channel ADC operation FORM<1:0>: Data Output Format bits 									
bit 9-8	For 10-bit op	•	inal Dits							
	11 = Reserv									
	10 = Reserv									
		integer (Dout = (Dout = 0000 0			where s = .NOT	.d<9>)				
	For 12-bit op		indu dudu i	aaaaj						
	11 = Reserved									
	10 = Reserved 01 = Signed Integer (Dout = ssss_sddd_dddd dddd, where s = .NOT.d<11>)									
		(DOUT = 0000 d				.u<11~)				
bit 7-5	SSRC<2:0>	Sample Clock S	ource Select	bits						
		al counter ends s	ampling and	starts conversi	on (auto-conve	ert)				
	110 = Reser 101 = Reser									
	101 - Reser									
	011 = Reser									
		ner 3 compare er								
		transition on INT ng sample bit end								
bit 4		nted: Read as '0'								
bit 3	-	multaneous Sam		(applicable on	ly when CHPS	<1:0> = 01 or 1	Lx)			
	When AD12	B = 1, SIMSAM i	s: U-0, Unim	plemented, R	ead as '0'					
	1 = Samples	S CH0, CH1, CH2	CH3 simult	aneously (whe	n CHPS<1.0>	= 1 x): or				
		CH0 and CH1 s				127, 01				

REGISTER 17-1: AD1CON1: ADC1 CONTROL REGISTER 1 (where x = 1 or 2)

REGISTER 17-1: AD1CON1: ADC1 CONTROL REGISTER 1 (CONTINUED)(where x = 1 or 2)

bit 2	ASAM: ADC Sample Auto-Start bit
	 1 = Sampling begins immediately after last conversion. SAMP bit is auto-set. 0 = Sampling begins when SAMP bit is set
bit 1	SAMP: ADC Sample Enable bit
	 1 = ADC sample-and-hold amplifiers are sampling 0 = ADC sample-and-hold amplifiers are holding If ASAM = 0, software can write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC = 000, software can write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.
bit 0	DONE: ADC Conversion Status bit
	1 = ADC conversion cycle is completed
	 0 = ADC conversion not started or in progress Automatically set by hardware when ADC conversion is complete. Software can write '0' to clear

DONE status (software not allowed to write '1'). Clearing this bit will NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion.

REGISTER 17-2: AD1CON2: ADC1 CONTROL REGISTER 2 (where x = 1 or 2)

R/W-0	R/W	V-0 R/	W-0	U-0	U-0	R/W-0	R/W-0	R/W-	0
	VCFG-	<2:0>		—		CSCNA	CHP	S<1:0>	
bit 15					•		•		bit
.		<u> </u>		DAMO	D (14/ 0		DAALO	D (44)	
R-0	U-	0 R/	W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-	
BUFS		-		SMP	l<3:0>		BUFM	ALTS	-
bit 7									bit
Legend:									
R = Readable	e bit	W = V	Vritable k	bit	U = Unimple	emented bit, rea	ad as '0'		
-n = Value at	POR	'1' = B	Bit is set		'0' = Bit is c	leared	x = Bit is unk	known	
bit 15-13	VCFG<	<2:0>: Conver	ter Volta	ge Reference	Configuratio	n bits			
		ADREF+	-	ADREF-					
	000	Avdd		Avss					
	001	External VR		Avss					
	010	Avdd		External VREF-					
	011	External VR	EF+ E	External VREF-					
	1xx	Avdd		Avss					
bit 9-8	0 = Do CHPS< When J 1x = C 01 = C 00 = C	Converts CH0, Converts CH0 Converts CH0	Channel CHPS<1: CH1, C and CH ²	0> is: U-0, Ur H2 and CH3 1	-	d, Read as '0'			
bit 7	1 = AD		filling se	econd half of t	ouffer, user ap		d access data i ccess data in th		
bit 6	Unimp	lemented: Re	ead as '0	,					
bit 5-2	SMPI<	3:0>: Sample	/Convert	Sequences F	Per Interrupt S	Selection bits			
	1110 = • • • 0001 =	 Interrupts at Interrupts at 	the com	pletion of con	version for ea	ich 15th sample	e/convert seque e/convert seque /convert seque vert sequence	ence	
bit 1	1 = Sta	: Buffer Fill Mo arts filling first ways starts fill	half of b	uffer on first ir		he second half	of buffer on nex	xt interrupt	
bit 0	ALTS: 1 = Us	Alternate Inpu	ut Sampl put selee	e Mode Selec cts for Sample	t bit A on first sa	mple and Samp	ble B on next sa	ample	

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	_				SAMC<4:0>	-	
oit 15							bit
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—			ADCS	8<5:0>		
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as 'O'	
n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	nown
bit 12-8	SAMC<4:02 11111 = 31	Tad	īme bits				
bit 7-6	Unimpleme	ented: Read as '	כי				
bit 5-0	111111 = T • • • • • •	ADC Conversion Tory · (ADCS<7:0) Tory · (ADCS<7:0) Tory · (ADCS<7:0) Tory · (ADCS<7:0)	> + 1) = 64 · > + 1) = 3 · T	Tcy = Tad			

REGISTER 17-3: AD1CON3: ADC1 CONTROL REGISTER 3

REGISTER	17-4: AD1CH	IS123: ADC1		NNEL 1, 2, 3	SELECT RE	GISTER	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	—	_	—	—	CH123N	IB<1:0>	CH123SB
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	_	—	CH123N	IA<1:0>	CH123SA
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	bit	U = Unimpler	nented bit, read	l as '0'	
.com -n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	nown
bit 15-11 bit 10-9	Unimplement				r Sample B bits		
		d d d 2, CH3 negativ 2, CH3 negativ 2202 devices c d d	re input is VRE re input is VRE				
bit 8	11 = CH1 neg 10 = CH1 neg 01 = CH1, CH	ative input is A 2, CH3 negativ 2, CH3 negativ	N6, CH2 nega ve input is VRE ve input is VRE	ative input is Al F- F-	nputs are not c \7, CH3 negativ ble B bit		8
	<u>If AD12B = 1:</u> 1 = Reserved 0 = Reserved <u>If AD12B = 0:</u>				CH3 positive ir	nnut is AN5	
bit 7-3	•	ve input is AN0), CH2 positiv		CH3 positive in	•	

AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER (CONTINUED) REGISTER 17-4:

bit 2-1 CH123NA<1:0>: Channel 1, 2, 3 Negative Input Select for Sample A bits PIC24HJ12GP201 devices only:

If AD12B = 1:

- 11 = Reserved
- 10 = Reserved
- 01 = Reserved
- 00 = Reserved

If AD12B = 0:

- 11 = Reserved
- 10 = Reserved

01 = CH1, CH2, CH3 negative input is VREF-

00 = CH1, CH2, CH3 negative input is VREF-

PIC24HJ12GP202 devices only:

- If AD12B = 1:
- 11 = Reserved
- 10 = Reserved
- 01 = Reserved
- 00 = Reserved

If AD12B = 0:

11 = CH1 negative input is AN9, CH2 and CH3 negative inputs are not connected 10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8 01 = CH1, CH2, CH3 negative input is VREF-00 = CH1, CH2, CH3 negative input is VREF-

bit 0

CH123SA: Channel 1, 2, 3 Positive Input Select for Sample A bit

If AD12B = 1:

- 1 = Reserved
- 0 = Reserved

If AD12B = 0:

- 1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5
- 0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB	_				CH0SB<4:0>		
bit 15							bit
R/W-0	U-0	11.0	D/M/ O	D/M/ 0	R/W-0		
CH0NA	0-0	U-0	R/W-0	R/W-0	CH0SA<4:0>	R/W-0	R/W-0
bit 7	_	—			CH03A54.02		bit
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimple	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	CHONB: Cha	nnel 0 Negative	Innut Select	for Sample B ł	nit		
bit 10		D negative input					
		0 negative input					
bit 14-13	-	ted: Read as '0					
bit 12-8		: Channel 0 Po			le B bits		
		nnel 0 positive nnel 0 positive					
	•	iner o positive	input is Anou	,			
	•						
	•						
		nnel 0 positive nnel 0 positive					
		nnel 0 positive	•				
bit 7		nnel 0 Negative	•	for Sample A b	oit		
		0 negative input	•				
		0 negative input					
bit 6-5	Unimplemen	ted: Read as ')'				
bit 4-0		: Channel 0 Po	•	elect for Sampl	le A bits		
		P201 devices	•				
	00101 = Cha	nnel 0 positive	input is AN5				
	•						
	•						
		nnel 0 positive					
		nnel 0 positive					
	00000 = Cha	nnel 0 positive	input is ANU				
		P202 devices					
	01001 = Cha	nnel 0 positive	input is AN9				
	•						
	•						
		nnel 0 positive					
	00001 = Cha	nnol 0 nonitivo	input in ANI1				
		nnel 0 positive					

REGISTER 17-5: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER

REGISTER 17-6: AD1CSSL: ADC1 INPUT SCAN SELECT REGISTER LOW^(1,2)

Legend:							
bit 7							bit 0
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
	_		—	—		CSS9	CSS8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-10 Unimplemented: Read as '0'

bit 9-0

bit 9-0

- CSS<9:0>: ADC Input Scan Selection bits
 - 1 = Select ANx for input scan
 - 0 = Skip ANx for input scan
- **Note 1:** On devices without nine analog inputs, all AD1CSSL bits can be selected. However, inputs selected for scan without a corresponding input on device will convert ADREF-.
 - **2:** PIC24HJ12GP201 devices support only 6 channels (CSS0-CSS5).

REGISTER 17-7: AD1PCFGL: ADC1 PORT CONFIGURATION REGISTER LOW^(1,2)

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	PCFG9	PCFG8
bit 15 bit 8							

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7 bit 0							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

PCFG<9:0>: ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss

0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

- **Note 1:** On devices without nine analog inputs, all PCFG bits are R/W. However, PCFG bits are ignored on ports without a corresponding input on device.
 - 2: PIC24HJ12GP201 devices support only 6 channels (PCFG0-PCFG5).

PIC24HJ12GP201/202

NOTES:

www.DataSheet4U.com

18.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest PIC24H Family Reference Manual chapters.

PIC24HJ12GP201/202 devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- · Flexible configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard[™] Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™]) programming capability
- · In-Circuit emulation

18.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The Device Configuration register map is shown in Table 18-1.

The individual Configuration bit descriptions for the FBS, FGS, FOSCSEL, FOSC, FWDT, FPOR and FICD Configuration registers are shown in Table 18-2.

Note that address 0xF80000 is beyond the user program memory space. It belongs to the configuration memory space (0x800000-0xFFFFF), which can only be accessed using table reads and table writes.

The upper byte of all device Configuration registers should always be '1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

To prevent inadvertent configuration changes during code execution, all programmable Configuration bits are write-once. After a bit is initially programmed during a power cycle, it cannot be written to again. Changing a device configuration requires that power to the device be cycled.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FBS	_	_	_	—		BSS<2:0>		BWRP
0xF80002	Reserved				Reserve	d(1)			
0xF80004	FGS	_	—	_	—		GSS<1	:0>	GWRP
0xF80006	FOSCSEL	IESO	0 — — — FNOSC<2:0>				•		
0xF80008	FOSC	FCKSM	<1:0>	IOL1WAY	—		- OSCIOFNC POSCMD<1:0>		
0xF8000A	FWDT	FWDTEN	WINDIS	_	WDTPRE		WDTPOST<3:0>		
0xF8000C	FPOR	-	_		ALTI2C		FPV	VRT<2:0>	•
0xF8000E	Reserved				Reserve	d(1)			
0xF80010	FUID0		User Unit ID Byte 0						
0xF80012	FUID1	User Unit ID Byte 1							
0xF80014	FUID2		User Unit ID Byte 2						
0xF80016	FUID3				User Unit ID	Byte 3			

TABLE 18-1: DEVICE CONFIGURATION REGISTER MAP

Note 1: These reserved bits read as '1' and must be programmed as '1'.

TABLE 18-2: PIC24HJ12GP201/202 CONFIGURATION BITS DESCRIPTION

Bit Field	Register	Description					
BWRP	FBS	Boot Segment Program Flash Write Protection 1 = Boot segment may be written 0 = Boot segment is write-protected					
BSS<2:0>	FBS	Boot Segment Program Flash Code Protection Size x11 = No Boot program Flash segment					
		Boot space is 256 Instruction Words (except interrupt vectors) 110 = Standard security; boot program Flash segment ends at 0x0003FE 010 = High security; boot program Flash segment ends at 0x0003FE					
		Boot space is 768 Instruction Words (except interrupt vectors) 101 = Standard security; boot program Flash segment, ends at 0x0007FE 001 = High security; boot program Flash segment ends at 0x0007FE					
		Boot space is 1792 Instruction Words (except interrupt vectors) 100 = Standard security; boot program Flash segment ends at 0x000FFE 000 = High security; boot program Flash segment ends at 0x000FFE					
GSS<1:0>	FGS	General Segment Code-Protect bit 11 = User program memory is not code-protected 10 = Standard security 0x = High security					
GWRP	FGS	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected					
IESO	FOSCSEL	 Two-speed Oscillator Start-up Enable bit 1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start-up device with user-selected oscillator source 					
FNOSC<2:0>	FOSCSEL	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Internal Fast RC (FRC) oscillator with divide-by-16 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator					
FCKSM<1:0>	FOSC	Clock Switching Mode bits 1x = Clock switching is disabled, fail-safe clock monitor is disabled 01 = Clock switching is enabled, fail-safe clock monitor is disabled 00 = Clock switching is enabled, fail-safe clock monitor is enabled					
IOL1WAY	FOSC	Peripheral Pin Select Configuration 1 = Allow only one reconfiguration 0 = Allow multiple reconfigurations					
OSCIOFNC	FOSC	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin					
POSCMD<1:0>	FOSC	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode					

	Bit Field	Register	Description
	FWDTEN	FWDT	 Watchdog Timer Enable bit 1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect.) 0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)
	WINDIS	FWDT	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
w.DataSheet4U.coi	WDTPRE	FWDT	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
w.DataGrieet+0.00	WDTPOST<3:0>	FWDT	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 0001 = 1:2 0000 = 1:1
	ALTI2C	FPOR	Alternate I ² C [™] pins 1 = I ² C mapped to SDA1/SCL1 pins 0 = I ² C mapped to ASDA1/ASCL1 pins
	FPWRT<2:0>	FPOR	Power-on Reset Timer Value Select bits 111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = Disabled

TABLE 18-2: PIC24HJ12GP201/202 CONFIGURATION BITS DESCRIPTION (CONTINUED)


18.2 On-Chip Voltage Regulator

All of the PIC24HJ12GP201/202 devices power their core digital logic at a nominal 2.5V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the PIC24HJ12GP201/202 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR (less than 5 ohms) capacitor (such as tantalum or ceramic) must be connected to the VDDCORE/VCAP pin (Figure 18-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 21-13 located in **Section 21.1** "**DC Characteristics**".

On a POR, it takes approximately 20 µs for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

FIGURE 18-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR⁽¹⁾



18.3 BOR: Brown-Out Reset

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated voltage VDDCORE. The main purpose of the BOR module is to generate a device Reset when a brownout condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines, or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) will be applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit, if enabled, continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.

18.4 Watchdog Timer (WDT)

For PIC24HJ12GP201/202 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

18.4.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler than can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- · On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., fail-safe clock monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- · When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

The CLRWDT and PWRSAV instructions Note: clear the prescaler and postscaler counts when executed.

WDT BLOCK DIAGRAM

FIGURE 18-2:

18.4.2 SLEEP AND IDLE MODES

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs. the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3.2>) will need to be cleared in software after the device wakes up.


18.4.3 ENABLING WDT

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note: If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.



18.5 JTAG Interface

PIC24HJ12GP201/202 devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on this interface will be provided in future revisions of the document.

18.6 Code Protection and CodeGuard™ Security

The PIC24HJ12GP201/202 devices offer the intermediate implementation of CodeGuard Security. CodeGuard Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual intellectual property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard Security can be used to securely update Flash even when multiple IPs reside on the single chip.

The code protection features are controlled by the Configuration registers: FBS and FGS. The Secure Segment and RAM is not implemented.

TABLE 18-3: CODE FLASH SECURITY SEGMENT SIZES FOR 12K BYTE DEVICES

CONFIG BITS		
	VS = 256 IW	000000h 0001FEh
BSS<2:0> = x11 0K	GS = 3840 IW	000200h 0003FEh 000400h 0007FEh 000800h 000FFEh 000FFEh 001000h
		001FFEh
	VS = 256 IW	000000h 0001FEh
BSS<2:0> = x10	BS = 256 IW	000200h 0003FEh
256	GS = 3584 IW	000400h 0007FEh 000800h 000FFEh 001000h 001FFEh
		000000h
	VS = 256 IW	0001FEh
BSS<2:0> = x01	BS = 768 IW	000200h 0003FEh 000400h 0007FEh
768	GS = 3072 IW	000800h 000FFEh 001000h
		001FFEh
	VS = 256 IW	000000h 0001FEh
BSS<2:0> = x00	BS = 1792 IW	0003FEh 0003FEh 000400h 0007FEh 000800h 000800h
	GS = 2048 IW	001000h 001FFEh

Note:	Refer to Section 23. "CodeGuard™
	Security" (DS70239) of the PIC24H
	Family Reference Manual for further
	information on usage, configuration and
	operation of CodeGuard Security.

18.7 In-Circuit Serial Programming

PIC24HJ12GP201/202 family digital signal controllers can be serially programmed while in the end application circuit. This is done with two lines for clock and data and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the "*dsPIC30F/33F Flash Programming Specification*" (DS70152) document for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGC1/EMUC1 and PGD1/EMUD1
- PGC2/EMUC2 and PGD2/EMUD2
- PGC3/EMUC3 and PGD3/EMUD3

18.8 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the incircuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the EMUCx (Emulation/Debug Clock) and EMUDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGC1/EMUC1 and PGD1/EMUD1
- PGC2/EMUC2 and PGD2/EMUD2
- PGC3/EMUC3 and PGD3/EMUD3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, VSS, PGC, PGD and the EMUDx/EMUCx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

PIC24HJ12GP201/202

NOTES:

www.DataSheet4U.com

19.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of this group of PIC24HJ12GP201/202 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest PIC24H Family Reference Manual chapters.

The PIC24H instruction set is identical to that of the PIC24F, and is a subset of the dsPIC30F/33F instruction set.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- Literal operations
- DSP operations
- · Control operations

Table 19-1 shows the general symbols used in describing the instructions.

The PIC24H instruction set summary in Table 19-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or double-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

Note: For more details on the instruction set, refer to the *"dsPIC30F/33F Programmer's Reference Manual"* (DS70157).

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double Word mode selection
.S	Shadow register select
.W	Word mode selection (default)
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal ∈ {0,1}
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016384}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388608}; LSB must be '0'
None	Field does not require an entry, may be blank
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions ∈ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 working registers ∈ {W0W15}

TABLE 19-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field Description			
Wnd	One of 16 destination working registers ∈ {W0W15}		
Wns	One of 16 source working registers ∈ {W0W15}		
WREG	W0 (working register used in file register instructions)		
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }		
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }		

TABLE 19-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

/ww.DataSheet4U.com

© 2007 Microchip Technology Inc.

PIC24HJ12GP201/202

TABLE 19-2:	INSTRUCTION SET OVERVIEW

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,2
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,2
		ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,
3com	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE, Expr	Branch if greater than or equal	1	1 (2)	None
		BRA	GEU, Expr	Branch if unsigned greater than or equal	1	1 (2)	None
		BRA	GT,Expr	Branch if greater than	1	1 (2)	None
		BRA	GTU, Expr	Branch if unsigned greater than	1	1 (2)	None
		BRA	LE,Expr	Branch if less than or equal	1	1 (2)	None
		BRA	LEU, Expr	Branch if unsigned less than or equal	1	1 (2)	None
		BRA	LT, Expr	Branch if less than	1	1 (2)	None
		BRA	LTU, Expr	Branch if unsigned less than	1	1 (2)	None
		BRA	N,Expr	Branch if Negative	1	1 (2)	None
		BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN, Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z,Expr	Branch if Zero	1	1 (2)	None
		BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
'	DODI	BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
0	DOW	BSW.C	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BJW.2		Bit Toggle f	1	1	None
0	910	BTG	f,#bit4 Ws,#bit4	Bit Toggle Ws	1	1	None
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	(2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	(2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	(2 or 3)	None

Base Status Flags Assembly # of # of Instr Assembly Syntax Description Mnemonic Words Cycles Affected # 12 Bit Test f BTST BTST f,#bit4 1 1 Ζ С BTST.C Bit Test Ws to C 1 1 Ws,#bit4 Ζ BTST.Z Ws,#bit4 Bit Test Ws to Z 1 1 Bit Test Ws<Wb> to C С BTST.C Ws,Wb 1 1 BTST.Z Bit Test Ws<Wb> to Z 1 1 Ζ Ws.Wb 13 Ζ BTSTS BTSTS f,#bit4 Bit Test then Set f 1 1 BTSTS.C Bit Test Ws to C, then Set 1 1 С Ws,#bit4 Bit Test Ws to Z, then Set 1 1 Ζ BTSTS.Z Ws,#bit4 2 2 14 CALL Call subroutine CALL lit23 None Call indirect subroutine 2 CALL Wn 1 None 15 CLR CLR f f = 0x00001 1 None CLR WREG WREG = 0x0000 1 1 None Ws = 0x0000CLR 1 1 None Ws WDTO,Sleep 16 CLRWDT CLRWDT Clear Watchdog Timer 1 1 17 COM СОМ f $f = \overline{f}$ 1 1 N,Z СОМ f,WREG WREG = \overline{f} 1 N,Z 1 COM Ws,Wd Wd = Ws1 1 N,Z 18 СР Compare f with WREG 1 1 C,DC,N,OV,Z CP f C,DC,N,OV,Z СР Wb,#lit5 Compare Wb with lit5 1 1 Compare Wb with Ws (Wb - Ws) C,DC,N,OV,Z CP Wb,Ws 1 1 19 CP0 CPO f Compare f with 0x0000 1 1 C,DC,N,OV,Z CPO Ws Compare Ws with 0x0000 1 1 C,DC,N,OV,Z 20 CPB СРВ Compare f with WREG, with Borrow 1 1 C,DC,N,OV,Z f CPB Wb,#lit5 Compare Wb with lit5, with Borrow 1 C,DC,N,OV,Z 1 Compare Wb with Ws, with Borrow C,DC,N,OV,Z CPB Wb,Ws 1 1 (Wb - Ws - C)21 Compare Wb with Wn, skip if = CPSEQ CPSEQ Wb, Wn 1 None (2 or 3) 22 Compare Wb with Wn, skip if > CPSGT CPSGT Wb, Wn 1 1 None (2 or 3) 23 Compare Wb with Wn, skip if < CPSLT CPSLT Wb, Wn 1 1 None (2 or 3) 24 1 CPSNE CPSNE Wb, Wn Compare Wb with Wn, skip if ≠ 1 None (2 or 3) 25 DAW DAW Wn = decimal adjust Wn 1 С 1 Wn 26 DEC DEC f f = f - 1 1 1 C,DC,N,OV,Z DEC WREG = f - 1C,DC,N,OV,Z f,WREG 1 1 DEC Ws,Wd Wd = Ws - 11 C,DC,N,OV,Z 1 27 f = f - 2C,DC,N,OV,Z DEC2 DEC2 1 1 f,WREG WREG = f - 2C,DC,N,OV,Z DEC2 1 1 Wd = Ws - 2C,DC,N,OV,Z DEC2 Ws,Wd 1 1 28 DISI DISI #lit14 Disable Interrupts for k instruction cycles 1 1 None 29 DIV DIV.S Wm,Wn Signed 16/16-bit Integer Divide 18 N,Z,C,OV 1 DIV.SD Wm,Wn Signed 32/16-bit Integer Divide 1 18 N,Z,C,OV DIV.U Wm.Wn Unsigned 16/16-bit Integer Divide 1 18 N,Z,C,OV Unsigned 32/16-bit Integer Divide 1 N,Z,C,OV DIV.UD 18 Wm,Wn 30 Swap Wns with Wnd EXCH EXCH 1 1 None Wns,Wnd 31 Find Bit Change from Left (MSb) Side 1 1 С FBCL FBCL Ws,Wnd С 32 Find First One from Left (MSb) Side 1 FF1L FF1L 1 Ws, Wnd 33 FF1R FF1R Ws,Wnd Find First One from Right (LSb) Side 1 1 С 34 GOTO GOTO Expr Go to address 2 2 None GOTO Wn Go to indirect 1 2 None

TABLE 19-2: INSTRUCTION SET OVERVIEW (CONTINUED)

© 2007 Microchip Technology Inc.

TABLE 19-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
35	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
36	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
37	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
38	LNK	LNK	#lit14	Link Frame Pointer	1	1	None
39	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
40	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	N,Z
		MOV	f,WREG	Move f to WREG	1	1	N,Z
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	N,Z
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
41	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None
42	NEG	NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
43	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
44	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
45	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
46	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep

Base Status Flags Assembly # of # of Instr Assembly Syntax Description Words Mnemonic Cycles Affected # 47 RCALL RCALL Relative Call 1 2 None Expr Computed Call 2 None RCALL Wn 1 48 Repeat Next Instruction lit14 + 1 times REPEAT REPEAT #lit14 1 1 None Repeat Next Instruction (Wn) + 1 times REPEAT Wn 1 1 None 49 RESET RESET Software device Reset 1 1 None 50 RETFIE RETFIE Return from interrupt 1 3 (2) None 51 Return with literal in Wn 3 (2) RETLW RETLW #lit10,Wn 1 None 52 RETURN RETURN Return from Subroutine 1 3 (2) None 53 C,N,Z RLC RLC f f = Rotate Left through Carry f 1 1 f,WREG RLC WREG = Rotate Left through Carry f 1 1 C,N,Z RLC Ws,Wd Wd = Rotate Left through Carry Ws 1 1 C,N,Z 54 f = Rotate Left (No Carry) f N,Z RUNC 1 1 RUNC f f,WREG WREG = Rotate Left (No Carry) f 1 1 N,Z RLNC RLNC Ws,Wd Wd = Rotate Left (No Carry) Ws 1 1 N.Z 55 RRC RRC f f = Rotate Right through Carry f 1 1 C,N,Z RRC WREG = Rotate Right through Carry f 1 1 C,N,Z f,WREG RRC Ws,Wd Wd = Rotate Right through Carry Ws 1 1 C,N,Z 56 f = Rotate Right (No Carry) f RRNC RRNC 1 1 N,Z f RRNC f,WREG WREG = Rotate Right (No Carry) f 1 1 N,Z RRNC Ws,Wd Wd = Rotate Right (No Carry) Ws 1 1 N,Z 57 SE Ws,Wnd Wnd = sign-extended Ws 1 1 C,N,Z SE 58 SETM f = 0xFFFF 1 1 None SETM f WREG = 0xFFFF SETM 1 1 WREG None Ws = 0xFFFF 1 SETM Ws 1 None 59 SL SL f f = Left Shift f 1 1 C,N,OV,Z SL f,WREG WREG = Left Shift f 1 1 C,N,OV,Z Wd = Left Shift Ws 1 SL 1 C,N,OV,Z Ws,Wd SL Wnd = Left Shift Wb by Wns 1 1 N,Z Wb, Wns, Wnd Wnd = Left Shift Wb by lit5 SL Wb,#lit5,Wnd 1 1 N,Z 60 SUB SUB f f = f - WREG 1 1 C,DC,N,OV,Z SUB f,WREG WREG = f - WREG 1 1 C,DC,N,OV,Z Wn = Wn - lit10C,DC,N,OV,Z SUB 1 1 #lit10,Wn Wd = Wb - Ws C,DC,N,OV,Z SUB Wb,Ws,Wd 1 1 Wd = Wb - lit5C,DC,N,OV,Z SUB Wb, #lit5, Wd 1 1 61 SUBB SUBB $f = f - WREG - (\overline{C})$ C,DC,N,OV,Z 1 1 f WREG = $f - WREG - (\overline{C})$ SUBB f,WREG 1 1 C,DC,N,OV,Z SUBB #lit10,Wn Wn = Wn - lit10 - (\overline{C}) 1 1 C,DC,N,OV,Z SUBB $Wd = Wb - Ws - (\overline{C})$ 1 1 C,DC,N,OV,Z Wb,Ws,Wd SUBB Wb, #lit5, Wd $Wd = Wb - lit5 - (\overline{C})$ 1 1 C,DC,N,OV,Z 62 f = WREG – f C,DC,N,OV,Z SUBR SUBR f 1 1 SUBR f,WREG WREG = WREG - f 1 1 C,DC,N,OV,Z SUBR Wd = Ws - Wb1 1 C,DC,N,OV,Z Wb,Ws,Wd SUBR Wb,#lit5,Wd Wd = lit5 – Wb C,DC,N,OV,Z 1 1 63 SUBBR $f = WREG - f - (\overline{C})$ 1 1 C,DC,N,OV,Z SUBBR f WREG = WREG – f – (\overline{C}) SUBBR f,WREG 1 1 C,DC,N,OV,Z $Wd = Ws - Wb - (\overline{C})$ 1 1 C,DC,N,OV,Z SUBBR Wb,Ws,Wd SUBBR Wb, #lit5, Wd $Wd = lit5 - Wb - (\overline{C})$ 1 1 C,DC,N,OV,Z 64 SWAP SWAP.b Wn Wn = nibble swap Wn 1 1 None SWAP Wn = byte swap Wn 1 1 None Wn 2 65 Read Prog<23:16> to Wd<7:0> 1 None TBLRDH TBLRDH Ws,Wd

TABLE 19-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
66	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
67	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
68	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
69	ULNK	ULNK		Unlink Frame Pointer	1	1	None
70 2	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
71.0m	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

TABLE 19-2: INSTRUCTION SET OVERVIEW (CONTINUED)

20.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK[™] Object Linker/
 - MPLIB[™] Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
- MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART® Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

20.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- · A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

20.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline
- www.DataSheet4U.assembly code
 - Conditional assembly for multi-purpose source files
 - Directives that allow complete control over the assembly process

20.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

20.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

20.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- · Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

20.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

20.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

20.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC[®] and MCU devices. It debugs and programs PIC[®] and dsPIC[®] Flash microcontrollers with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high speed, noise tolerant, lowvoltage differential signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

20.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

20.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

20.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

20.12 PICkit 2 Development Programmer

The PICkit[™] 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly using PIC[®] microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

20.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart[®] battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest *"Product Selector Guide"* (DS00148) for the complete list of demonstration, development and evaluation kits.

21.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of PIC24HJ12GP201/202 electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24HJ12GP201/202 family are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any combined analog and digital pin and MCLR, with respect to Vss	0.3V to (VDD + 0.3V)
[©] Voltage on any digital-only pin with respect to Vss	0.3V to +5.6V
Voltage on VDDCORE with respect to Vss	2.25V to 2.75V
Maximum current out of Vss pin	
Maximum current into VDD pin ⁽²⁾	250 mA
Maximum output current sunk by any I/O pin ⁽³⁾	4 mA
Maximum output current sourced by any I/O pin ⁽³⁾	4 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports ⁽²⁾	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 21-2).
 - **3:** Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAx, PGCx and PGDx pins, which are able to sink/source 12 mA.

21.1 DC Characteristics

Characteristic	VDD Range	Temp Range	Max MIPS
	(in Volts)	(in °C)	PIC24HJ12GP201/202
	3.0-3.6V	-40°C to +85°C	40
	3.0-3.6V	-40°C to +125°C	35

TABLE 21-1: OPERATING MIPS VS. VOLTAGE

TABLE 21-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
Industrial Temperature Devices					
^{4U.com} Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+140	°C
Operating Ambient Temperature Range	ТА	-40	—	+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$	PD	PINT + PI/O		W	
I/O Pin Power Dissipation: I/O = Σ ({VDD - VOH} x IOH) + Σ (VOL x IOL)					
Maximum Allowed Power Dissipation	PDMAX	омах (Tj – Ta)/θja			W

TABLE 21-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Мах	Unit	Notes
Package Thermal Resistance, 18-pin PDIP	θja	66		°C/W	1
Package Thermal Resistance, 28-pin SPDIP	θја	60	—	°C/W	1
Package Thermal Resistance, 18-pin SOIC	θја	63.6	_	°C/W	1
Package Thermal Resistance, 28-pin SOIC	θја	80.2	_	°C/W	1
Package Thermal Resistance, 28-pin QFN	θја	32	_	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

TABLE 21-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
Operati	ng Voltag	e						
DC10	Supply V	/oltage						
	Vdd		3.0	—	3.6	V	Industrial and Extended	
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.1	1.3	1.8	V		
DC16	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	_	Vss	V		
DC17	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.03	_	—	V/ms	0-3.0V in 0.1s	
DC18	VCORE	VDD Core ⁽³⁾ Internal regulator voltage	2.25	_	2.75	V	Voltage is dependent on load, temperature and VDD	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: This is the limit to which VDD can be lowered without losing RAM data.

3: These parameters are characterized but not tested in manufacturing.

TABLE 21-5:	DC CHARACTERISTICS: OPERATING CURRENT (IDD)
-------------	---

DC CHARACT	ERISTICS		(unless othe	•	$\leq TA \leq +85^{\circ}C$ for Inc	to 3.6V +85°C for Industrial +125°C for Extended					
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions							
Operating Current (IDD) ⁽²⁾											
DC20d	24	30	mA	-40°C							
DC20a	27	30	mA	+25°C	3.3V	10 MIPS					
DC20b	27	30	mA	+85°C	3.3V	10 101195					
DC20c	27	35	mA	+125°C							
DC21d	30	40	mA	-40°C							
DC21a	31	40	mA	+25°C	3.3V	16 MIPS					
DC21b	32	45	mA	+85°C		10 10173					
DC21c	33	45	mA	+125°C							
DC22d	35	50	mA	-40°C							
DC22a	38	50	mA	+25°C	3.3V	20 MIPS					
DC22b	38	55	mA	+85°C	5.5V						
DC22c	39	55	mA	+125°C							
DC23d	47	70	mA	-40°C							
DC23a	48	70	mA	+25°C	2 21/	30 MIPS					
DC23b	48	70	mA	+85°C	3.3V	30 WIPS					
DC23c	48	70	mA	+125°C							
DC24d	56	90	mA	-40°C							
DC24a	56	90	mA	+25°C	3.3V	40 MIPS					
DC24b	54	90	mA	+85°C							
DC24c	54	80	mA	+125°C	3.3V	35 MIPS					

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD, WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating; however, every peripheral is being clocked (PMD bits are all zeroed).

DC CHARACT	ERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Parameter No.	Typical ⁽¹⁾	Max	Units	Conditions						
Idle Current (IIDLE): Core OFF Clock ON Base Current ⁽²⁾										
DC40d	3	25	mA	-40°C						
DC40a	3	25	mA	+25°C	3.3V					
DC40b	3	25	mA	+85°C	5.5V	10 MIPS				
DC40c	3	25	mA	+125°C						
DC41d	4	25	mA	-40°C						
DC41a	4	25	mA	+25°C	2.21/	16 MIPS				
DC41b	5	25	mA	+85°C	3.3V					
DC41c	5	25	mA	+125°C						
DC42d	6	25	mA	-40°C						
DC42a	6	25	mA	+25°C	3.3V	20 MIPS				
DC42b	7	25	mA	+85°C	5.5V					
DC42c	7	25	mA	+125°C						
DC43d	9	25	mA	-40°C						
DC43a	9	25	mA	+25°C	3.3V	30 MIPS				
DC43b	9	25	mA	+85°C	3.3V	30 MIPS				
DC43c	9	25	mA	+125°C						
DC44d	10	25	mA	-40°C						
DC44a	10	25	mA	+25°C	3.3V	40 MIPS				
DC44b	10	25	mA	+85°C						
DC44c	10	25	mA	+125°C	3.3V	35 MIPS				

TABLE 21-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: Base IIDLE current is measured with core off, clock on and all modules turned off. Peripheral Module Disable SFR registers are zeroed. All I/O pins are configured as inputs and pulled to Vss.

TABLE 21-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		(unless oth	Operating Conditions: 3.0V to 3.6Vcherwise stated)temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions						
Power-Down Current (IPD) ⁽²⁾										
DC60d	290	500	μA	-40°C						
DC60a	293	500	μA	+25°C	3.3∨	Base Power-Down Current ^(3,4)				
DC60b	317	500	μA	+85°C	3.3V	Base Fower-Down Currenter /				
DC60c	245	1	mA	+125°C						
DC61d	8	13	μA	-40°C						
DC61a	10	15	μA	+25°C	2 2)/	Watchdog Timer Current: ∆IwDT ⁽³⁾				
DC61b	12	20	μA	+85°C	3.3V					
DC61c	13	25	μA	+125°C						

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

- 2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off.
- 3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: These currents are measured on the device containing the most memory in this family.

TABLE 21-8: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARACTER	ISTICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Parameter No.	Typical ⁽¹⁾	Doze Ratio	Units		Conditions		
DC73a	11	35	1:2	mA			
DC73f	11	30	1:64	mA	-40°C	3.3V	40 MIPS
DC73g	11	30	1:128	mA			
DC70a	11	50	1:2	mA			
DC70f	11	30	1:64	mA	+25°C	3.3V	40 MIPS
DC70g	11	30	1:128	mA			
DC71a	12	50	1:2	mA			
DC71f	12	30	1:64	mA	+85°C	3.3V	40 MIPS
DC71g	12	30	1:128	mA			
DC72a	12	50	1:2	mA			
DC72f	12	30	1:64	mA	+125°C	3.3V	35 MIPS
DC72g	12	30	1:128	mA			

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

DC CHA	RACTER	ISTICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
	VIL	Input Low Voltage					
DI10		I/O pins	Vss	—	0.2 VDD	V	
DI15		MCLR	Vss	_	0.2 VDD	V	
DI16		OSC1 (XT mode)	Vss	_	0.2 VDD	V	
DI17		OSC1 (HS mode)	Vss	_	0.2 VDD	V	
DI18		SDAx, SCLx	Vss	_	0.3 VDD	V	SMbus disabled
DI19		SDAx, SCLx	Vss	_	0.2 VDD	V	SMbus enabled
	Viн	Input High Voltage					
DI20		I/O pins: with analog functions digital-only	0.8 Vdd 0.8 Vdd	_	Vdd 5.5	V V	
DI25		MCLR	0.8 Vdd	—	Vdd	V	
DI26		OSC1 (XT mode)	0.7 Vdd	—	Vdd	V	
DI27		OSC1 (HS mode)	0.7 Vdd	—	Vdd	V	
DI28		SDAx, SCLx	0.7 Vdd	—	Vdd	V	SMbus disabled
DI29		SDAx, SCLx	0.8 Vdd	—	Vdd	V	SMbus enabled
DI30	ICNPU	CNx Pull-up Current	50	250	400	μA	VDD = 3.3V, VPIN = VSS
	lı∟	Input Leakage Current ⁽²⁾⁽³⁾					
DI50		I/O ports	—	—	±2	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\sf in \ at \ high-impedance} \end{split}$
DI51		Analog Input Pins	—	—	±2	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance
DI51a		Analog Input Pins	—	_	±2	μA	Analog pins shared with external reference pins
DI51b		Analog Input Pins	_	—	±3.5	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \ Pin \ at \\ high-impedance, \\ -40^\circC \leq TA \leq +125^\circC \end{array}$
DI51c		Analog Input Pins	_	—	±8	μA	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +125^{\circ}C$
DI55		MCLR	—	—	±2	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$
DI56		OSC1	_	—	±2	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &X{\sf T} \text{ and } H{\sf S} \text{ modes} \end{split}$

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

TABLE 21-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHA	DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min Typ Max Units Conditions						
	Vol	Output Low Voltage							
DO10		I/O ports	—	—	0.4	V	IOL = 2mA, VDD = 3.3V		
DO16		OSC2/CLKO	—		0.4	V	IOL = 2mA, VDD = 3.3V		
	Vон	Output High Voltage							
DO20		I/O ports	2.40		—	V	IOH = -2.3 mA, VDD = 3.3V		
DO26		OSC2/CLKO	2.41		_	V	IOH = -1.3 mA, VDD = 3.3V		

TABLE 21-11: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic		Min	Тур	Мах	Units	Conditions
BO10	VBOR	BOR Event on VDD transition high-to-low BOR event is tied to VDD core voltage decrease		2.40	_	2.55	V	

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

DC CHARACTERISTICS			(unless	otherw	ating Con ise state erature	nditions: 3.0V to 3.6V d) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended		
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
		Program Flash Memory						
D130	Eр	Cell Endurance	10,000	—	_	E/W	-40°C to +125°C	
D131	Vpr	VDD for Read	VMIN	—	3.6	V	Vмın = Minimum operating voltage	
D132B	VPEW	VDD for Self-Timed Write	VMIN	—	3.6	V	VMIN = Minimum operating voltage	
D134	TRETD	Characteristic Retention	20	—		Year	Provided no other specifications are violated	
D135	IDDP	Supply Current during Programming	_	10		mA		
D136	Trw	Row Write Time	—	1.6	_	ms		
D137	TPE	Page Erase Time	_	20	—	ms		
D138	Tww	Word Write Cycle Time	20	—	40	μS		

TABLE 21-12: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

TABLE 21-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operatin	Dperating Conditions: -40°C < TA < +85°C (unless otherwise stated)									
Param No.SymbolCharacteristicsMinTypMaxUnitsComments										
	Cefc	External Filter Capacitor Value	1	10	_	μF	Capacitor must be low series resistance (< 5 ohms)			

21.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC24HJ12GP201/202 AC characteristics and timing parameters.

TABLE 21-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)
А	C CHARACTERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$
		Operating voltage VDD range as described in Section 21.0 "Electrical Characteristics" .
www.DataSheet4U.o	com	

FIGURE 21-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 21-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
DO50	Cosc2	OSC2/SOSC2 pin	_	—	15	pF	In XT and HS modes when external clock is used to drive OSC1
DO56	Cio	All I/O pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx	—	—	400	pF	In I ² C™ mode




TABLE 21-16: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symb	Characteristic	Min	Conditions						
OS10	FIN	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC		40	MHz	EC			
		Oscillator Crystal Frequency	3.5 10		10 40	MHz MHz	XT HS			
OS20	Tosc	Tosc = 1/Fosc	12.5		33 DC	kHz ns	SOSC			
OS25	TCY	Instruction Cycle Time ⁽²⁾	25		DC	ns				
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc		0.625 x Tosc	ns	EC			
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	_	_	20	ns	EC			
OS40	TckR	CLKO Rise Time ⁽³⁾	_	5.2		ns				
OS41	TckF	CLKO Fall Time ⁽³⁾	_	5.2	_	ns				

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Instruction cycle period (Tcr) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits can result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.

			$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteris	Min	Typ ⁽¹⁾	Max	Units	Conditions	
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range		0.8		8	MHz	ECPLL and XTPLL modes
OS51	Fsys	On-Chip VCO System Frequency		100	—	200	MHz	
OS52	TLOCK	PLL Start-up Time (Lock Time)		0.9	1.5	3.1	ms	
OS53	DCLK	CLKO Stability (Jitter)		-3	0.5	3	%	Measured over 100 ms period

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

TABLE 21-18: AC CHARACTERISTICS: INTERNAL RC ACCURACY

АС СНА	RACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Characteristic Min Typ Max Units Conditions						ions			
	Internal FRC Accuracy @	0 7.3728	MHz ^(1,2)							
F20	FRC	-2	—	+2	%	$\text{-40}^\circ C \leq \text{TA} \leq \text{+85}^\circ C$	VDD = 3.0-3.6V			
	FRC	-5	_	+5	%	$-40^{\circ}C \leq TA \leq +125^{\circ}C \qquad VDD = 3.0-3.6V$				

Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.

2: FRC is set to initial frequency of 7.37 MHz (±2%) at 25°C.

TABLE 21-19: INTERNAL RC ACCURACY

АС СН	ARACTERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Characteristic	Min	Тур	Max	Units	Conditions			
	LPRC @ 32.768 kHz ⁽¹⁾								
F21	LPRC	-20	±6	+20	%	$-40^\circ C \le T A \le +85^\circ C$	VDD = 3.0-3.6V		
	LPRC	-70	_	+20	%	$-40^\circ C \le T A \le +125^\circ C$	VDD = 3.0-3.6V		

Note 1: Change of LPRC frequency as VDD changes.






TABLE 21-20. I/O TIMING REQUIREMENTS											
AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended								
Param No.	Symbol	Character	Min	Typ ⁽¹⁾	Max	Units	Conditions				
DO31	TIOR	Port Output Rise Tim	e		10	25	ns	—			
DO32	TIOF	Port Output Fall Time	9	_	10	25	ns	—			
DI35	TINP	INTx Pin High or Low Time (output)		20	_	—	ns	_			
DI40	Trbp	CNx High or Low Tim	2		_	Тсү					

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

PIC24HJ12GP201/202




FIGURE 21-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS

TABLE 21-21: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER TIMING REQUIREMENTS

	АС СНА	RACTER	ISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
	Param No. Symbol		Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions		
	SY10	TMCL	MCLR Pulse Width (low)	2	_	_	μS	-40°C to +85°C		
01	SY11	Tpwrt	Power-up Timer Period	_	2 4 16 32 64 128		ms	-40°C to +85°C User programmable		
	SY12	TPOR	Power-on Reset Delay	3	10	30	μS	-40°C to +85°C		
	SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μS			
	SY20	Twdt1	Watchdog Timer Time-out Period (No Prescaler)	1.7	2.1	2.6	ms	VDD = 3V, -40°C to +85°C		
	SY30	Tost	Oscillator Start-up Time	_	1024 Tosc			Tosc = OSC1 period		
	SY35	TFSCM	Fail-Safe Clock Monitor Delay	_	500	900	μS	-40°C to +85°C		


Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

© 2007 Microchip Technology Inc.

PIC24HJ12GP201/202

FIGURE 21-5: TIMER1, 2 AND 3 EXTERNAL CLOCK TIMING CHARACTERISTICS



АС СНА	RACTERIST	ICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characte	eristic		Min	Тур	Max	Units	Conditions	
TA10	ТтхН	TxCK High Time	Synchron no presca		0.5 Tcy + 20	_	—	ns	Must also meet parameter TA15	
			Synchron with pres		10	_	—	ns		
		Asynch		nous	10	_	_	ns		
TA11	TTXL			ynchronous, 0.5 Tcy + 20 — —		ns	Must also meet parameter TA15			
			Synchron with pres		10	_	—	ns		
			Asynchro	nous	10			ns		
TA15	ΤτχΡ	TxCK Input Period	Synchron no presca		Tcy + 40	_	—	ns		
			Synchron with pres		Greater of: 20 ns or (Tcy + 40)/N	—	—	_	N = prescale value (1, 8, 64, 256)	
			Asynchro	nous	20	_	_	ns		
OS60	Ft1	SOSC1/T1CK Osci frequency Range (o by setting bit TCS (oscillator enabled		DC	_	50	kHz		
TA20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		ock	0.5 TCY		1.5 TCY			

	TABLE 21-22:	TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS ⁽¹⁾
--	--------------	--

Note 1: Timer1 is a Type A.

TABLE 21-23: TIMER2 EXTERNAL CLOCK TIMING REQUIREMENTS

	AC CHARACTERISTICS				$\begin{tabular}{lllllllllllllllllllllllllllllllllll$							
	Param No.	Symbol	Characte	eristic		Min	Тур	Max	Units	Conditions		
F	TB10	TtxH	TxCK High Time	Synchronous, 0 no prescaler		0.5 Tcy + 20		_	ns	Must also meet parameter TB15		
				Synchro with pre		10	_	—	ns			
.con	TB11	TtxL	TxCK Low Time	Synchronous, no prescaler Synchronous, with prescaler		0.5 TCY + 20		_	ns	Must also meet parameter TB15		
						10		_	ns			
	TB15	TtxP	TxCK Input Period	Synchro no prese		Tcy + 40	_	—	ns	N = prescale value		
			Synchro with pre		Greater of: 20 ns or (TCY + 40)/N				(1, 8, 64, 256)			
	TB20	TCKEXT- MRL	Delay from Externa Edge to Timer Incr		Clock	0.5 TCY	_	1.5 TCY	—			

TABLE 21-24: TIMER3 EXTERNAL CLOCK TIMING REQUIREMENTS

				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characte	eristic		Min	Тур	Max	Units	Conditions	
TC10	TtxH	TxCK High Time	Synchronous		0.5 Tcy + 20			ns	Must also meet parameter TC15	
TC11	TtxL	TxCK Low Time	Synchronous		0.5 Tcy + 20		-	ns	Must also meet parameter TC15	
TC15	TtxP	TxCK Input Period	Synchronous, no prescaler		Tcy + 40		-	ns	N = prescale value	
			Synchro with pres		Greater of: 20 ns or (Tcy + 40)/N				(1, 8, 64, 256)	
TC20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		lock	0.5 TCY	_	1.5 Тсү	—		

© 2007 Microchip Technology Inc.

PIC24HJ12GP201/202

FIGURE 21-6: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS




TABLE 21-25: INPUT CAPTURE TIMING REQUIREMENTS

AC CHA	RACTERI	STICS	(unless otherwise	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Characte	ristic ⁽¹⁾	Min	Мах	Units	Conditions				
IC10	TccL ICx Input Low Time		No Prescaler	0.5 Tcy + 20	_	ns					
			With Prescaler	10	_	ns					
IC11	TccH	ICx Input High Time	No Prescaler	0.5 TCY + 20	_	ns					
			With Prescaler	10	_	ns					
IC15	TccP	ICx Input Period	•	(2 Tcy + 40)/N	_	ns	N = prescale value (1, 4, 16)				

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 21-7: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 21-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

			(unless	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Мах	Units	Conditions				
OC10	TccF	OCx Output Fall Time	_	_	_	ns	See parameter D032				
OC11	TccR	OCx Output Rise Time	_	_	_	ns	See parameter D031				

Note 1: These parameters are characterized but not tested in manufacturing.






TABLE 21-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHAI				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Мах	Units	Conditions		
OC15	Tfd	Fault Input to PWM I/O Change	_	_	50	ns	_		
OC20	TFLT	Fault Input Pulse Width	50	—	—	ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

PIC24HJ12GP201/202




TABLE 21-28: SPIX MASTER MODE (CKE = 0) TIMING REQUIREMENTS

AC CHA	RACTERIST	īcs	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP10	TscL	SCKx Output Low Time ⁽³⁾	Tcy/2	_	_	ns	_	
SP11	TscH	SCKx Output High Time ⁽³⁾	Tcy/2	_	_	ns	—	
SP20	TscF	SCKx Output Fall Time ⁽⁴⁾	—	—	—	ns	See parameter D032	
SP21	TscR	SCKx Output Rise Time ⁽⁴⁾		—		ns	See parameter D031	
SP30	TdoF	SDOx Data Output Fall Time ⁽⁴⁾		—	_	ns	See parameter D032	
SP31	TdoR	SDOx Data Output Rise Time ⁽⁴⁾	_	—		ns	See parameter D031	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		6	20	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23			ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	—	ns	_	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.




TABLE 21-29: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

АС СНА	RACTERIST	īCS	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP10	TscL	SCKx Output Low Time	Tcy/2	_	_	ns	See Note 3	
SP11	TscH	SCKx Output High Time	Tcy/2	_		ns	See Note 3	
SP20	TscF	SCKx Output Fall Time	_		—	ns	See parameter D032 and Note 4	
SP21	TscR	SCKx Output Rise Time	_	—	_	ns	See parameter D031 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	_	—	—	ns	See parameter D032 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	_	—	—	ns	See parameter D031 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	_	
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	_	_	ns	—	

Note 1: These parameters are characterized but not tested in manufacturing.

- **2:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.
- **3:** The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.

АС СНА	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	_		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.

www.DataSheet4U.com **4:** Assumes 50 pF load on all SPIx pins.

FIGURE 21-11: SPIX MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS




TABLE 21-30: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Conditions				
SP70	TscL	SCKx Input Low Time	30	—	_	ns	—
SP71	TscH	SCKx Input High Time	30	—	_	ns	—
SP72	TscF	SCKx Input Fall Time ⁽³⁾	—	10	25	ns	—
SP73	TscR	SCKx Input Rise Time ⁽³⁾	—	10	25	ns	—

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: Assumes 50 pF load on all SPIx pins.

TABLE 21-30: SPIx MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS (CONTINUED)

АС СНА				$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Condition					
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾	_	_	_	ns	See parameter D032	
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾	—	_		ns	See parameter D031	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	—	30	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	-	_	ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	_	_	ns	—	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	—	_	ns	—	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽³⁾	10	—	50	ns	—	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy +40	_		ns	_	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: Assumes 50 pF load on all SPIx pins.

FIGURE 21-12: SPIX MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS




TABLE 21-31: SPIX MODULE SLAVE MODE (CKE	E = 1) TIMING REQUIREMENTS
--	----------------------------


АС СНА	RACTERIS	TICS	Standard Op (unless othe Operating ter	rwise sta	a ted) e -40°(C ≤ Ta ≤ ·	to 3.6V +85°C for Industrial ·125°C for Extended
Param No.	Symbol	-	Min	Тур ⁽²⁾	Max	Units	Conditions
SP70	TscL	SCKx Input Low Time	30	_	_	ns	_
SP71	TscH	SCKx Input High Time	30	_		ns	—
SP72	TscF	SCKx Input Fall Time ⁽³⁾	—	10	25	ns	—
SP73	TscR	SCKx Input Rise Time ⁽³⁾	—	10	25	ns	—
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾	—	_		ns	See parameter D032
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾	—			ns	See parameter D031
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—		30	ns	_
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20		_	ns	_
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	_		ns	—
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \downarrow or SCKx \uparrow Input	120	-		ns	_
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	_	50	ns	—
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 Tcy + 40	_	_	ns	—
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	_	50	ns	—

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.









TABLE 21-32: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

АС СНА	RACTER	ISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industria $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Symbol	Charac	teristic	Min ⁽¹⁾	Мах	Units	Conditions				
IM10	TLO:SCL	Clock Low Time	Clock Low Time 100 kHz mode Tcy/2 (BRG + 1)		_	μS	—				
			400 kHz mode	TCY/2 (BRG + 1)	_	μS	—				
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μS	_				
IM11	THI:SCL	Clock High Time	100 kHz mode	TCY/2 (BRG + 1)	_	μS	—				
			400 kHz mode	TCY/2 (BRG + 1)	_	μS	—				
			1 MHz mode ⁽²⁾ Tcy/2 (BRG + 1)		_	μS	_				
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be				
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF				
			1 MHz mode ⁽²⁾	_	100	ns					
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be				
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF				
			1 MHz mode ⁽²⁾	—	300	ns					
IM25	TSU:DAT	Data Input	100 kHz mode	250	_	ns					
	Setu	Setup Time	400 kHz mode	100		ns					
			1 MHz mode ⁽²⁾	40		ns					
IM26	THD:DAT	Data Input	100 kHz mode	0		μS	_				
		Hold Time	400 kHz mode	0	0.9	μS					
			1 MHz mode ⁽²⁾	0.2	_	μS					
IM30	TSU:STA	Start Condition	100 kHz mode	TCY/2 (BRG + 1)	_	μS	Only relevant for				
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)		μS	Repeated Start				
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 1)		μS	condition				
IM31	THD:STA	Start Condition	100 kHz mode	TCY/2 (BRG + 1)	_	μS	After this period the				
		Hold Time	400 kHz mode	TCY/2 (BRG + 1)		μS	first clock pulse is				
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 1)		μS	generated				
IM33	Tsu:sto	Stop Condition	100 kHz mode	TCY/2 (BRG + 1)	_	μS					
		Setup Time	400 kHz mode	TCY/2 (BRG + 1)		μS					
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 1)	_	μS					
IM34	THD:STO	Stop Condition	100 kHz mode	TCY/2 (BRG + 1)	_	ns					
		Hold Time	400 kHz mode	TCY/2 (BRG + 1)		ns					
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 1)		ns					
IM40	TAA:SCL	Output Valid	100 kHz mode	—	3500	ns	—				
		From Clock	400 kHz mode	_	1000	ns	—				
			1 MHz mode ⁽²⁾	_	400	ns	—				
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7		μs	Time the bus must be				
			400 kHz mode	1.3		μ s	free before a new				
			1 MHz mode ⁽²⁾	0.5		μ s	transmission can star				
IM50	Св	Bus Capacitive L		_	400	pF					

Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit (I2C[™])" in the "PIC24H Family Reference Manual". Please refer to the Microchip web site (www.microchip.com) for the latest PIC24H Family Reference Manual chapters.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).








TABLE 21-33: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

АС СНА	RACTERI	STICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param	Symbol	Charac	teristic	Min	Мах	Units	Conditions		
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	—	μS	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	1.3	—	μS	Device must operate at a minimum of 10 MHz		
			1 MHz mode ⁽¹⁾	0.5		μS	—		
IS11 J.com	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	0.6	_	μS	Device must operate at a minimum of 10 MHz		
			1 MHz mode ⁽¹⁾	0.5	—	μS	—		
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be from		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF		
			1 MHz mode ⁽¹⁾	—	100	ns			
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from		
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF		
			1 MHz mode ⁽¹⁾	_	300	ns			
IS25	TSU:DAT	Data Input	100 kHz mode	250		ns	_		
		Setup Time	400 kHz mode	100		ns	1		
			1 MHz mode ⁽¹⁾	100		ns			
IS26	THD:DAT	Data Input	100 kHz mode	0	0	μS	_		
		Hold Time	400 kHz mode	0	0.9	μs			
			1 MHz mode ⁽¹⁾	0	0.3	μS			
IS30	TSU:STA	Start Condition	100 kHz mode	4.7		μs	Only relevant for Repeate		
		Setup Time	400 kHz mode	0.6		μs	Start condition		
			1 MHz mode ⁽¹⁾	0.25		μS			
IS31	THD:STA	Start Condition	100 kHz mode	4.0		μS	After this period, the first		
		Hold Time	400 kHz mode	0.6	_	μs	clock pulse is generated		
			1 MHz mode ⁽¹⁾	0.25	—	μS			
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7		μS	—		
		Setup Time	400 kHz mode	0.6		μs			
			1 MHz mode ⁽¹⁾	0.6		μS			
IS34	THD:ST	Stop Condition	100 kHz mode	4000		ns	_		
	0	Hold Time	400 kHz mode	600	_	ns	1		
			1 MHz mode ⁽¹⁾	250		ns]		
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	—		
		From Clock	400 kHz mode	0	1000	ns]		
			1 MHz mode ⁽¹⁾	0	350	ns]		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7		μS	Time the bus must be free		
			400 kHz mode	1.3	_	μS	before a new transmission		
			1 MHz mode ⁽¹⁾	0.5		μS	can start		
IS50	Св	Bus Capacitive Lo	ading	_	400	pF	_		

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

АС СНА	ARACTER	ISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Symbol Characteristic		Min.	Тур	Max.	Units	Conditions		
	-		Device Su	pply					
AD01	AVDD	Module VDD Supply	Greater of VDD – 0.3 or 3.0		Lesser of VDD + 0.3 or 3.6	V	_		
AD02	AVss	Module Vss Supply	Vss – 0.3	—	Vss + 0.3	V	—		
n			Reference	Inputs	5				
AD05	Vrefh	Reference Voltage High	AVss + 2.7	_	AVdd	V	See Note 2		
AD05a			3.0		3.6	V	Vrefh = AVdd Vrefl = AVss = 0		
AD06	VREFL	Reference Voltage Low	AVss	_	AVDD - 2.7	V	See Note 2		
AD06a			0	_	0	V	Vrefh = AVdd Vrefl = AVss = 0		
AD07	VREF	Absolute Reference Voltage	3.0		3.6	V	VREF = VREFH - VREFL		
AD08	IREF	Current Drain	—	389 .001	549 1	μΑ μΑ	ADC operating ADC off		
			Analog I	nput					
AD12	VINH	Input Voltage Range Vінн	VINL		Vrefh	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), positive input		
AD13	VINL	Input Voltage Range Vın∟	VREFL		Avss + 1V	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), negative input		
AD17	Rin	Recommended Impedance of Analog Voltage Source	_	_	200 200	Ω Ω	10-bit 12-bit		

TABLE 21-34: ADC MODULE SPECIFICATIONS

Note 1: The ADC conversion result never decreases with an increase in the input voltage, and has no missing codes.

2: These parameters are not characterized or tested in manufacturing.

АС СНА	RACTERIS	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions		
		ADC Accuracy (12-bit Mode	e) – Measure	ements	with extern	nal VREF	+/VREF-		
AD20a	Nr	Resolution	12	2 data b	oits	bits			
AD21a	INL	Integral Nonlinearity	-1	—	+1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD22a	DNL	Differential Nonlinearity	>-1	—	<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD23a	Gerr	Gain Error	1.25	1.5	3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD24a	EOFF	Offset Error	-2	-1.5	-1.25	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD25a	_	Monotonicity ⁽¹⁾	_	_	_		Guaranteed		
		ADC Accuracy (12-bit Mode	e) – Measure	ements	with interr	nal VREF	+/VREF-		
AD20a	Nr	Resolution	12	2 data b	oits	bits			
AD21a	INL	Integral Nonlinearity	-1		+1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD22a	DNL	Differential Nonlinearity	>-1	_	<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD23a	Gerr	Gain Error	2	3	7	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD24a	EOFF	Offset Error	2	3	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD25a	—	Monotonicity ⁽¹⁾	—	—	_	—	Guaranteed		
		Dynamic	Performanc	e (12-b	it Mode)				
AD30a	THD	Total Harmonic Distortion	-77	-69	-61	dB			
AD31a	SINAD	Signal to Noise and Distortion	59	63	64	dB	_		
AD32a	SFDR	Spurious Free Dynamic Range	63	72	79	dB	_		
AD33a	Fnyq	Input Signal Bandwidth	_	—	250	kHz	—		
AD34a	ENOB	Effective Number of Bits	10.95	11.1	_	bits	_		

TABLE 21-35: ADC MODULE SPECIFICATIONS (12-BIT MODE)

Note 1: The ADC conversion result never decreases with an increase in the input voltage, and has no missing codes.

TABLE 21-36:	ADC MODULE SPECIFICATIONS ((10-BIT MODE)
--------------	-----------------------------	---------------

АС СНА	RACTERIS	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions		
		ADC Accuracy (10-bit Mode	e) – Measure	ements	with extern	al VREF	+/VREF-		
AD20b	Nr	Resolution	10 data bits		bits				
AD21b	INL	Integral Nonlinearity	-1	_	+1	LSb	VINL = AVSS = VREFL = 0V AVDD = VREFH = 3.6V		
AD22b	DNL	Differential Nonlinearity	>-1	—	<1	LSb	VINL = AVSS = VREFL = 0V AVDD = VREFH = 3.6V		
AD23b	Gerr	Gain Error	1	3	6	LSb	VINL = AVSS = VREFL = 0V AVDD = VREFH = 3.6V		
AD24b	EOFF	Offset Error	1	2	5	LSb	VINL = AVSS = VREFL = 0V AVDD = VREFH = 3.6V		
AD25b	—	Monotonicity ⁽¹⁾	_	_	_	—	Guaranteed		
		ADC Accuracy (10-bit Mode	e) – Measure	ements	with intern	al VREF	+/VREF-		
AD20b	Nr	Resolution	1() data b	oits	bits			
AD21b	INL	Integral Nonlinearity	-1	_	+1	LSb	VINL = AVSS = VREFL = 0V AVDD = VREFH = 3.6V		
AD22b	DNL	Differential Nonlinearity	>-1	_	<1	LSb	VINL = AVSS = VREFL = 0V AVDD = VREFH = 3.6V		
AD23b	Gerr	Gain Error	±1	±5	±6	LSb	VINL = AVSS = VREFL = 0V AVDD = VREFH = 3.6V		
AD24b	EOFF	Offset Error	±1	±2	±3	LSb	VINL = AVSS = VREFL = 0V AVDD = VREFH = 3.6V		
AD25b	—	Monotonicity ⁽¹⁾	_	—	_	—	Guaranteed		
		Dynamic	Performanc	e (10-b	it Mode)				
AD30b	THD	Total Harmonic Distortion	_	-64	-67	dB	_		
AD31b	SINAD	Signal to Noise and Distortion	_	57	58	dB			
AD32b	SFDR	Spurious Free Dynamic Range	—	67	71	dB	_		
AD33b	Fnyq	Input Signal Bandwidth	_	—	550	kHz	_		
AD34b	ENOB	Effective Number of Bits	9.1	9.7	9.8	bits			

Note 1: The ADC conversion result never decreases with an increase in the input voltage, and has no missing codes.

PIC24HJ12GP201/202




TABLE 21-37: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

АС СНА		STICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
		Clock	Paramete	ers ⁽¹⁾			·	
AD50	TAD	ADC Clock Period	117.6			ns		
AD51	tRC	ADC Internal RC Oscillator Period	—	250	—	ns		
		Con	version R	ate			·	
AD55	tCONV	Conversion Time	_	14 Tad		ns		
AD56	FCNV	Throughput Rate	_		500	Ksps		
AD57	TSAMP	Sample Time	3 Tad	_	—	_		
		Timin	g Parame	ters				
AD60	tPCS	Conversion Start from Sample Trigger ⁽²⁾	—	1.0 Tad	—	—	Auto Convert Trigger not selected	
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	0.5 Tad	—	1.5 Tad	—	_	
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	—	0.5 Tad	—	_	_	
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ⁽²⁾	1	—	5	μS	_	

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

2: These parameters are characterized but not tested in manufacturing.





FIGURE 21-19: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)



АС СНА	ARACTE	RISTICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic	Min.	Typ ⁽¹⁾	Max.	Units	Conditions
		Clock	Paramet	ers ⁽²⁾			
AD50	Tad	ADC Clock Period	65		_	ns	
AD51	tRC	ADC Internal RC Oscillator Period	_	250	_	ns	
		Con	version F	Rate			
AD55	tCONV	Conversion Time		12 Tad	—		
AD56	FCNV	Throughput Rate			1.1	Msps	
AD57	TSAMP	Sample Time	2 Tad		—	_	
		Timin	ig Paramo	eters			
AD60	tPCS	Conversion Start from Sample Trigger ⁽¹⁾	_	1.0 Tad	_		Auto-Convert Trigger (SSRC<2:0> = 111) not selected
AD61	tpss	Sample Start from Setting Sample (SAMP) bit ⁽¹⁾	0.5 Tad		1.5 Tad	_	_
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽¹⁾	_	0.5 Tad			—
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ⁽¹⁾	1	_	5	μS	_

TABLE 21-38: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.


2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

Example

22.0 PACKAGING INFORMATION

22.1 Package Marking Information






ww.DataSheet4U.com

22.2 Package Details

18-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		INCHES		
Dim	ension Limits	MIN	NOM	MAX
Number of Pins	N		18	
Pitch	е	.100 BSC		
Top to Seating Plane	А	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.300	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.880	.900	.920
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.014
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	_	-	.430

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-007B

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dir	nension Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		.100 BSC	
Top to Seating Plane	А	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	_	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

18-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



w.bataoneet+0.com

	Units	MILLIMETERS			
	Dimension Limits		NOM	MAX	
Number of Pins	N		18		
Pitch	е		1.27 BSC		
Overall Height	А	-	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	-	0.30	
Overall Width E			10.30 BSC		
Molded Package Width	E1	E1 7.50 BSC			
Overall Length	D	11.55 BSC			
Chamfer (optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.40 REF		•	
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.20	-	0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-051B


28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



A2

ww.DataSheet4U.com



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

A

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

β

5°

4. Dimensioning and tolerancing per ASME Y14.5M.

Mold Draft Angle Bottom

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B


15°

_

С

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimensio	Dimension Limits		NOM	MAX
Number of Pins	Ν		28	
Pitch	е	0.65 BSC		
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		6.00 BSC	
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length D			6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.20
Contact Width	b	0.23	0.30	0.35
Contact Length	L	0.50	0.55	0.70
Contact-to-Exposed Pad	К	0.20	-	-

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

APPENDIX A: REVISION HISTORY

Revision A (February 2007)

Initial release of this document.

Revision B (May 2007)

This revision includes the following corrections and updates:

- Minor typographical and formatting corrections throughout the data sheet text.
- New content:
- Addition of bullet item (16-word conversion result buffer) (see Section 17.1 "Key Features")
- Figure update:
 - Oscillator System Diagram (see Figure 7-1)
 - WDT Block Diagram (see Figure 18-2)
- Equation update:
 - Serial Clock Rate (see Equation 15-1)
- Register updates:
 - Clock Divisor Register (see Register 7-2)
 - PLL Feedback Divisor Register (see Register 7-3)
 - Peripheral Pin Select Input Registers (see Register 9-1 through Register 9-9)
 - ADC1 Input Channel 1, 2, 3 Select Register (see Register 17-4)
 - ADC1 Input Channel 0 Select Register (see Register 17-5)
- · Table updates:
 - CNEN2 (see Table 3-2 and Table 3-3)
 - Reset Flag Bit Operation (see Table 5-1)
 - Configuration Bit Values for Clock Operation (see Table 7-1)
- Operation value update:
 - IOLOCK set/clear operation (see Section 9.4.4.1 "Control Register Lock")
- The following tables in **Section 21.0 "Electrical Characteristics"** have been updated with preliminary values:
 - Updated Max MIPS for -40°C to +125°C Temp Range (see Table 21-1)
 - Added new parameters for +40°C and updated Typical and Max values for most parameters (see Table 21-5)
 - Added new parameters for +40°C and updated Typical and Max values for most parameters (see Table 21-6)

- Added new parameters for +40°C and updated Typical and Max values for most parameters (see Table 21-7)
- Added new parameters for +40°C and updated Typical and Max values for most parameters (see Table 21-8)
- Updated parameter DI51, added parameter DI51a (see Table 21-9)
- Added Note 1 (see Table 21-11)
- Updated parameter OS30 (see Table 21-16)
- Updated parameter OS52 (see Table 21-17)
- Updated parameter F20, added Note 2 (see Table 21-18)
- Updated parameter TA15 (see Table 21-22)
- Updated parameter TB15 (see Table 21-23)
- Updated parameter TC15 (see Table 21-24)
- Updated parameters AD05, AD06, AD07, AD08, AD10, and AD11; added parameters AD05a and AD06a; added Note 2; modified ADC Accuracy headings to include measurement information (see Table 21-34)
- Separated the ADC Module Specification table in to three tables (see Table 21-34, Table 21-35, and Table 21-36)
- Updated parameter AD50 (see Table 21-37)
- Updated parameters AD50 and AD57 (see Table 21-38)

PIC24HJ12GP201/202

NOTES:

ww.DataSheet4U.com

INDEX

Α	
AC Characteristics	
Internal RC Accuracy	
Load Conditions	
ADC	
Initialization	151
Key Features	151
ADC Module	
ADC1 Register Map for PIC24HJ12GP201	27
ADC1 Register Map for PIC24HJ12GP202	
Alternate Vector Table (AIVT)	49
Analog-to-Digital Converter (ADC)	151
Arithmetic Logic Unit (ALU)	16
Assembler	
MPASM Assembler	
Automatic Clock Stretch	
Receive Mode	135
Transmit Mode	135

В

Block Diagrams
16-bit Timer1 Module 109
ADC1 Module152
Connections for On-Chip Voltage Regulator
Input Capture 117
Output Compare 122
PIC24HJ12GP201/2028
PIC24HJ12GP201/202 CPU Core 12
PIC24HJ12GP201/202 Oscillator System Diagram77
PIC24HJ12GP201/202 PLL79
PLL79
Reset System43
Shared Port Structure 89
SPI 126
Timer2 (16-bit) 113
Timer2/3 (32-bit) 112
UART 143
Watchdog Timer (WDT)167

С

C Compilers	
MPLAB C18	180
MPLAB C30	180
Clock Switching	
Enabling	85
Sequence	85
Code Examples	
Erasing a Program Memory Page	41
Initiating a Programming Sequence	
Loading Write Buffers	
Port Write/Read	90
PWRSAV Instruction Syntax	87
Code Protection	
Configuration Bits	163
Description (Table)	164
Configuration Register Map	163
Configuring Analog Port Pins	
CPU	
Control Register	14
CPU Clocking System	70
Options	
Options Selection	78 78
Options	78 78

D

Data Address Space	19
Alignment.	
Memory Map for PIC24HJ12GP201/202 Devices	
with 1 KB RAM	20
Near Data Space	19
Software Stack	31
Width	19
DC Characteristics	. 184
I/O Pin Input Specifications	. 189
I/O Pin Output Specifications	. 190
Idle Current (IDOZE)	. 188
Idle Current (IIDLE)	. 187
Operating Current (IDD)	. 186
Power-Down Current (IPD)	. 188
Program Memory	. 191
Temperature and Voltage Specifications	. 185
Development Support	. 179
Doze Mode	88
E	

Electrical Characteristics	183
AC	192
Equations	
A/D Conversion Clock Period	153
Calculating the PWM Period	120
Calculation for Maximum PWM Resolution	120
Device Operating Frequency	78
Relationship Between Device and SPI	
Clock Speed	128
Serial Clock Rate	133
UART Baud Rate with BRGH = 0	144
UART Baud Rate with BRGH = 1	144
Errata	6

F

Fail-Safe Clock Monitor	85
Flash Program Memory	37
Control Registers	38
Operations	38
Programming Algorithm	41
RTSP Operation	38
Table Instructions	37
Flexible Configuration	163
FSCM	
Delay for Crystal and PLL Clock Sources	47
Device Resets	47
I	
I/O Ports	89
Parallel I/O (PIO)	
Write/Read Timing	
I ² C	
Addresses	135
Baud Rate Generator	133
General Call Address Support	135
Interrupts	133
IPMI Support	135
Master Mode Operation	
Clock Arbitration	136
Multi-Master Communication, Bus Collision	
and Bus Arbitration	136

Operating Modes 133 Registers 133

PIC24HJ12GP201/202

Slave Address Masking135
Slope Control136
Software Controlled Clock Stretching
(STREN = 1)
I ² C Module
I2C1 Register Map25
In-Circuit Debugger
In-Circuit Emulation
In-Circuit Serial Programming (ICSP)
Infrared Support
Built-in IrDA Encoder and Decoder
External IrDA, IrDA Clock Output
Input Capture
Registers
Input Change Notification
Instruction Addressing Modes
^{4U.CO} File Register Instructions
File Register Instructions
Fundamental Modes Supported
Move and Accumulator Instructions
Other Instructions
Instruction Set
Overview
Summary
Instruction-Based Power-Saving Modes
Idle
Sleep
Interfacing Program and Data Memory Spaces
Internal RC Oscillator
Use with WDT 167
Internet Address
Interrupt Control and Status Registers53
IECx
IFSx53
INTCON153
INTCON253
IPCx
Interrupt Setup Procedures
Initialization75
Interrupt Disable75
Interrupt Service Routine
Trap Service Routine
Interrupt Vector Table (IVT)
Interrupts Coincident with Power Save Instructions
J

JTAG Boundary Scan Interface	
JTAG Interface	

Μ

Memory Organization	17
Microchip Internet Web Site	228
MPLAB ASM30 Assembler, Linker, Librarian	180
MPLAB ICD 2 In-Circuit Debugger	181
MPLAB ICE 2000 High-Performance Universal	
In-Circuit Emulator	181
MPLAB Integrated Development Environment Software	179
MPLAB PM3 Device Programmer	181
MPLAB REAL ICE In-Circuit Emulator System	181
MPLINK Object Linker/MPLIB Object Librarian	180
Multi-Bit Data Shifter	16

Ν

NVM Module Register Map
0
Open-Drain Configuration
Oscillator Configuration
Output Compare
Registers 123
P
Packaging
Details
Marking
Peripheral Module Disable (PMD)
Peripheral Pin Select Module
Input Register Map
Output Register Map for PIC24HJ12GP202
PICSTART Plus Development Programmer
Pinout I/O Descriptions (table)
PMD Module
Register Map
POR and Long Oscillator Start-up Times
PORTA
Register Map
PORTB
Register Map for PIC24HJ12GP201
Register Map for PIC24HJ12GP202
Power-Saving Features
Clock Frequency and Switching
Program Address Space
Construction
Data Access from Program Memory Using
Program Space Visibility
Data Access from Program Memory Using Table
Instructions
Data Access from, Address Generation
Memory Map for PIC24HJ12GP201/202 17
Table Read Instructions
TBLRDH
TBLRDL
Visibility Operation
Program Memory
Interrupt Vector 18
Organization 18
Reset Vector 18
Pulse-Width Modulation Mode 120
PWM
Duty Cycle 120
Period 120
R
N

Reader Response	229
Registers	
AD1CHS0 (ADC1 Input Channel 0 Select	160
AD1CHS123 (ADC1 Input Channel 1, 2, 3	
Select)	158
AD1CON1 (ADC1 Control 1)	154
AD1CON2 (ADC1 Control 2)	156
AD1CON3 (ADC1 Control 3)	157
AD1CSSL (ADC1 Input Scan Select Low)	161
AD1PCFGL (ADC1 Port Configuration Low)	161
CLKDIV (Clock Divisor)	82
CORCON (Core Control)	15, 55
I2CxCON (I2Cx Control)	

	I2CxMSK (I2Cx Slave Mode Address Mask)	141
	I2CxSTAT (I2Cx Status)	
	ICxCON (Input Capture x Control)	118
	IEC0 (Interrupt Enable Control 0)	62
	IEC1 (Interrupt Enable Control 0)	64
	IEC4 (Interrupt Enable Control 0)	65
	IFS0 (Interrupt Flag Status 0)	
	IFS1 (Interrupt Flag Status 1)	
	IFS4 (Interrupt Flag Status 4)	
	INTCON1 (Interrupt Control 1)	
	INTCON2 (Interrupt Control 2)	
	INTTREG Interrupt Control and Status Register	74
	IPC0 (Interrupt Priority Control 0)	
	IPC1 (Interrupt Priority Control 1)	
	IPC16 (Interrupt Priority Control 16)	
	IPC2 (Interrupt Priority Control 2)	
	IPC3 (Interrupt Priority Control 3)	
	IPC4 (Interrupt Priority Control 4)	
	IPC5 (Interrupt Priority Control 5)	71
	IPC7 (Interrupt Priority Control 7)	
	NVMCON (Flash Memory Control)	39
	NVMKEY (Nonvolatile Memory Key)	
	OCxCON (Output Compare x Control)	
	OSCCON (Oscillator Control)	
	OSCTUN (FRC Oscillator Tuning)	84
	PLLFBD (PLL Feedback Divisor)	
	RCON (Reset Control)	
	SPIxCON1 (SPIx Control 1)	130
	SPIxCON2 (SPIx Control 2)	
	SPIxSTAT (SPIx Status and Control)	
	SR (CPU Status)	
	T1CON (Timer1 Control)	
	T2CON Control	114
	T3CON Control	115
	UxMODE (UARTx Mode)	146
	UxSTA (UARTx Status and Control)	148
Res	et	
	Clock Source Selection	46
	Special Function Register Reset States	
	Times	46
Res	et Sequence	49
Res	ets	43

S

Serial Peripheral Interface (SPI) Setup for Continuous Output Pulse Generation Setup for Single Output Pulse Generation	119
Software Simulator (MPLAB SIM)	
Software Stack Pointer, Frame Pointer	
CALL Stack Frame	. 31
Special Features of the CPU	163
Special MCU Features	. 11
SPI	
Master, Frame Master Connection	127
Master/Slave Connection	127
Slave, Frame Master Connection	128
Slave, Frame Slave Connection	128
SPI Module	
SPI1 Register Map	. 25
Symbols Used in Opcode Descriptions	172
Register Map	. 29

т

•	
Temperature and Voltage Specifications	
AC	192
Timer1	109
Timer2/3	111
Timing Characteristics	
CLKO and I/O	195
Timing Diagrams	
10-bit A/D Conversion	215
10-bit A/D Conversion (CHPS = 01, SIMSAM = 0,	
ASAM = 0, SSRC = 000)	
12-bit A/D Conversion (ASAM = 0, SSRC = 000)	214
External Clock	193
I2Cx Bus Data (Master Mode)	207
I2Cx Bus Data (Slave Mode)	209
I2Cx Bus Start/Stop Bits (Master Mode)	
I2Cx Bus Start/Stop Bits (Slave Mode)	209
Input Capture (CAPx)	
OC/PWM	
Output Compare (OCx)	200
Reset, Watchdog Timer, Oscillator Start-up	
Timer and Power-up Timer	196
SPIx Master Mode (CKE = 0)	
SPIx Master Mode (CKE = 1)	
SPIx Slave Mode (CKE = 0)	
SPIx Slave Mode (CKE = 1)	
Timer1, 2 and 3 External Clock	
Timing Requirements	
CLKO and I/O	195
DCI AC-Link Mode	
DCI Multi-Channel, I ² S Modes	211
External Clock	
Input Capture	
Timing Specifications	
10-bit A/D Conversion Requirements	216
12-bit A/D Conversion Requirements	214
I2Cx Bus Data Requirements (Master Mode)	
I2Cx Bus Data Requirements (Slave Mode)	
Output Compare Requirements	
PLL Clock	
Reset, Watchdog Timer, Oscillator Start-up Timer,	
Power-up Timer and Brown-out Reset	
Requirements	197
Simple OC/PWM Mode Requirements	
SPIx Master Mode (CKE = 0) Requirements	
SPIx Master Mode (CKE = 1) Requirements	
SPIx Slave Mode (CKE = 0) Requirements	
SPIx Slave Mode (CKE = 1) Requirements	
Timer1 External Clock Requirements	
Timer2 External Clock Requirements	
Timer3 External Clock Requirements	
U	

UART

UART	
Baud Rate Generator (BRG)	144
Break and Sync Transmit Sequence	145
Flow Control Using UxCTS and UxRTS Pins	145
Receiving in 8-bit or 9-bit Data Mode	145
Transmitting in 8-bit Data Mode	145
Transmitting in 9-bit Data Mode	145
UART Module	
UART1 Register Map	. 25
Universal Asynchronous Receiver Transmitter (UART)	143

PIC24HJ12GP201/202

V

Voltage Regulator (On-Chip)	
W	
Watchdog Timer (WDT)	163, 167
Programming Considerations	
WWW Address	
WWW, On-Line Support	6

ww.DataSheet4U.com

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
 - Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Micro-chip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

	To: RE:	Technical Publications Manager Reader Response	Total Pages Sent					
	Fror	n: Name						
.DataSheet4U.cc		Address City / State / ZIP / Country	FAX: ()					
	Wou	Ild you like a reply?YN						
	Dev	ice: PIC24HJ12GP201/202	iterature Number: DS70282B					
	Questions:							
	1.	What are the best features of this docu	ument?					
	2.	How does this document meet your ha	ardware and software development needs?					
	3.	Do you find the organization of this do	cument easy to follow? If not, why?					
	4.	What additions to the document do yo	u think would enhance the structure and subject?					
	5	What deletions from the document cou	uld be made without affecting the overall usefulness?					
	0.							
	6.	Is there any incorrect or misleading inf	ormation (what and where)?					
	7.	How would you improve this documen	t?					

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Temperature Ran Package	amily - / Size (KB)		Examples: a) PIC24HJ12GP202-E/SP: General purpose PIC24H, 12 KB program memory, 28-pin, Extended temp., SPDIP package.
Architecture:	24	=	16-bit Microcontroller	
Flash Memory Family:	HJ	=	Flash program memory, 3.3V	
Product Group:	GP2	=	General purpose family	
Pin Count:	01 02	= =	18-pin 28-pin	
Temperature Range:	I E	=	-40°C to +85°C (Industrial) -40°C to +125°C (Extended)	
Package:	P SP SO ML	=	Plastic Dual In-Line - 300 mil body (PDIP) Skinny Plastic Dual In-Line - 300 mil body (SPDIP) Plastic Small Outline - Wide, 300 mil body (SOIC) Plastic Quad, No Lead Package - 6x6 mm body (QFN)	



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.DataSheet4 http://support.microchip.com Web Address: www.microchip.com

> Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

> Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

> **Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

> **Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Habour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Fuzhou Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Gumi Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Penang Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila Tel: 63-2-634-9065

Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820