

# MOS INTEGRATED CIRCUIT

# $\mu$ PD70F3040, 70F3040Y

### V850/SV1™

### 32-/16-BIT SINGLE-CHIP MICROCONTROLLERS

#### DESCRIPTION

The  $\mu$ PD70F3040 and  $\mu$ PD70F3040Y are products that substitute flash memory for the mask ROM of the  $\mu$ PD703039, 703040, 703041 and  $\mu$ PD703039Y, 703040Y, 703041Y, respectively. Since the  $\mu$ PD70F3040 and 70F3040Y can be read and written while mounted on the board, these products are ideal for evaluation during system development, multiple-version small-scale production or quick product release.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

V850/SV1 User's Manual Hardware: U14462E  
 V850 Family™ User's Manual Architecture: U10243E

#### FEATURES

- Pin compatible with  $\mu$ PD703039, 703040, 703041, 703039Y, 703040Y, and 703041Y
  - For mass production, these can be replaced by a mask ROM version.
    - $\mu$ PD70F3040 →  $\mu$ PD703039, 703040, 703041
    - $\mu$ PD70F3040Y →  $\mu$ PD703039Y, 703040Y, 703041Y

#### ORDERING INFORMATION

Part Number	Package
$\mu$ PD70F3040GM-UEU	176-pin plastic LQFP (fine-pitch) (24 × 24 mm)
$\mu$ PD70F3040YGM-UEU	176-pin plastic LQFP (fine-pitch) (24 × 24 mm)

#### DIFFERENCES BETWEEN V850/SV1 PRODUCTS

	Internal ROM	Internal RAM	l°C	V <sub>PP</sub> Pin
$\mu$ PD70F3040	256 KB (flash memory)	16 KB	None	Provided
$\mu$ PD70F3040Y			Provided	
$\mu$ PD703039	256 KB (mask ROM)	8 KB	None	None
$\mu$ PD703039Y			Provided	
$\mu$ PD703040		16 KB	None	
$\mu$ PD703040Y			Provided	
$\mu$ PD703041	192 KB (mask ROM)	8 KB	None	
$\mu$ PD703041Y			Provided	


The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production.  
 Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

PIN CONFIGURATION

176-pin plastic LQFP (fine-pitch) (24 × 24 mm)

μPD70F3040GM-UEU


μPD70F3040YGM-UEU



**PIN IDENTIFICATION**

A16 to A21:	Address Bus	P120 to P127:	Port 12
AD0 to AD15:	Address/Data Bus	P130 to P137:	Port 13
ADTRG:	AD Trigger Input	P140 to P147:	Port 14
ANI0 to ANI15:	Analog Input	P150 to P157:	Port 15
ASCK0, ASCK1:	Asynchronous Serial Clock	P160 to P167:	Port 16
ASTB:	Address Strobe	P170 to P177:	Port 17
AV <sub>DD</sub> :	Analog Power Supply	P180 to P187:	Port 18
AV <sub>REF</sub> :	Analog Reference Voltage	P190 to P197:	Port 19
AV <sub>SS</sub> :	Analog Ground	PWM0 to PWM3:	Pulse Width Modulation
BV <sub>DD</sub> :	Bus Interface Power Supply	$\overline{RD}$ :	Read
BV <sub>SS</sub> :	Bus Interface Ground	$\overline{RESET}$ :	Reset
CLKOUT:	Clock Output	RTP00 to RTP07,:	Real-time Output Port
CLO:	Clock Output (divided)	RTP10 to RTP17	
CSYNCIN:	Csync Input	RTPTRG0, RTPTRG1:	RTP Trigger Input
$\overline{DSTB}$ :	Data Strobe	R $\overline{W}$ :	Read/Write Status
$\overline{HLDK}$ :	Hold Acknowledge	RXD0, RXD1:	Receive Data
$\overline{HLDRQ}$ :	Hold Request	$\overline{SCK0}$ to $\overline{SCK4}$ :	Serial Clock
HSOUT0, HSOUT1:	Hsync Output	SCL0, SCL1:	Serial Clock
INTCP80 to INTCP83,:	Interrupt Request from Peripherals	SDA0, SDA1:	Serial Data
INTCP90 to INTCP93,		SI0 to SI4:	Serial Input
INTP0 to INTP6,		SO0 to SO4:	Serial Output
INTTCLR8,		TCLR8:	Timer Clear
INTTI8, INTTI9		TI000, TI001, TI010,:	Timer Input
KR0 to KR7:	Key Return	TI011, TI2 to TI11	
$\overline{LBEN}$ :	Lower Byte Enable	TO0 to TO7, TO80,:	Timer Output
NMI:	Non-Maskable Interrupt Request	TO81, TO10, TO11	
P00 to P07:	Port 0	TXD0, TXD1:	Transmit Data
P10 to P15:	Port 1	$\overline{UBEN}$ :	Upper Byte Enable
P20 to P27:	Port 2	V <sub>DD</sub> :	Power Supply
P30 to P37:	Port 3	V <sub>PP</sub> :	Programming Power Supply
P40 to P47:	Port 4	VSOUT:	Vsync Output
P50 to P57:	Port 5	V <sub>SS</sub> :	Ground
P60 to P65:	Port 6	$\overline{WAIT}$ :	Wait
P70 to P77:	Port 7	$\overline{WRH}$ :	Write Strobe High Level Data
P80 to P87:	Port 8	$\overline{WRL}$ :	Write Strobe Low Level Data
P90 to P96:	Port 9	X1, X2:	Crystal for Main System Clock
P100 to P107:	Port 10	XT1, XT2:	Crystal for Subsystem Clock
P110 to P113:	Port 11		

INTERNAL BLOCK DIAGRAM



**CONTENTS**

- 1. PIN FUNCTIONS..... 6**
  - 1.1 Port Pins..... 6**
  - 1.2 Non-Port Pins..... 10**
  - 1.3 Pin I/O Circuits, I/O Buffer Supply, and Recommended Connection of Unused Pins ..... 14**
  
- 2. ELECTRICAL SPECIFICATIONS..... 18**
  
- 3. PACKAGE DRAWING ..... 39**
  
- 4. RECOMMENDED SOLDERING CONDITION..... 40**

1. PIN FUNCTIONS

1.1 Port Pins

(1/4)

Pin Name	I/O	PULL	Function	Alternate Function
P00	I/O	Yes	Port 0 8-bit I/O port Input/output mode can be specified in 1-bit units.	NMI
P01				INTP0
P02				INTP1
P03				INTP2
P04				INTP3
P05				INTP4/ADTRG
P06				INTP5/RTPTRG0
P07				INTP6
P10	I/O	Yes	Port 1 6-bit I/O port Input/output mode can be specified in 1-bit units.	SI0/SDA0
P11				SO0
P12				SCK0/SCL0
P13				SI1/RXD0
P14				SO1/TXD0
P15				SCK1/ASCK0
P20	I/O	Yes	Port 2 8-bit I/O port Input/output mode can be specified in 1-bit units.	SI2/SDA1
P21				SO2
P22				SCK2/SCL1
P23				SI3/RXD1
P24				SO3/TXD1
P25				SCK3/ASCK1
P26				TI2/TO2
P27				TI3/TO3
P30	I/O	Yes	Port 3 8-bit I/O port Input/output mode can be specified in 1-bit units.	TI000
P31				TI001
P32				TI010
P33				TI011
P34				TO0
P35				TO1
P36				TI4/TO4
P37				TI5/TO5
P40	I/O	No	Port 4 8-bit I/O port Input/output mode can be specified in 1-bit units.	AD0
P41				AD1
P42				AD2
P43				AD3
P44				AD4

**Remark** PULL: On-chip pull-up resistor

(2/4)

Pin Name	I/O	PULL	Function	Alternate Function
P45	I/O	No	Port 4 8-bit I/O port Input/output mode can be specified in 1-bit units.	AD5
P46				AD6
P47				AD7
P50	I/O	No	Port 5 8-bit I/O port Input/output mode can be specified in 1-bit units.	AD8
P51				AD9
P52				AD10
P53				AD11
P54				AD12
P55				AD13
P56				AD14
P57				AD15
P60	I/O	No	Port 6 6-bit I/O port Input/output mode can be specified in 1-bit units.	A16
P61				A17
P62				A18
P63				A19
P64				A20
P65				A21
P70	Input	No	Port 7 8-bit input port	ANI0
P71				ANI1
P72				ANI2
P73				ANI3
P74				ANI4
P75				ANI5
P76				ANI6
P77				ANI7
P80	Input	No	Port 8 8-bit input port	ANI8
P81				ANI9
P82				ANI10
P83				ANI11
P84				ANI12
P85				ANI13
P86				ANI14
P87				ANI15
P90	I/O	No	Port 9 7-bit I/O port Input/output mode can be specified in 1-bit units.	$\overline{\text{LBEN}}/\text{WRL}$
P91				$\overline{\text{UBEN}}$
P92				$\text{R}/\overline{\text{W}}/\overline{\text{WRH}}$
P93				$\overline{\text{DSTB}}/\overline{\text{RD}}$

**Remark** PULL: On-chip pull-up resistor

(3/4)

Pin Name	I/O	PULL	Function	Alternate Function
P94	I/O	No	Port 9 7-bit I/O port Input/output mode can be specified in 1-bit units.	ASTB
P95				H $\overline{\text{LDAK}}$
P96				H $\overline{\text{LDRQ}}$
P100	I/O	Yes	Port 10 8-bit I/O port Input/output mode can be specified in 1-bit units.	RTP00
P101				RTP01
P102				RTP02
P103				RTP03
P104				RTP04
P105				RTP05
P106				RTP06
P107				RTP07
P110	I/O	No	Port 11 4-bit I/O port Input/output mode can be specified in 1-bit units.	–
P111				–
P112				–
P113				–
P120	I/O	No	Port 12 8-bit I/O port Input/output mode can be specified in 1-bit units.	SI4
P121				SO4
P122				S $\overline{\text{CK4}}$
P123				CLO
P124				TI6/TO6
P125				TI7/TO7
P126				TI10/TO10
P127				TI11/TO11
P130	I/O	No	Port 13 8-bit I/O port Input/output mode can be specified in 1-bit units.	INTCP80
P131				INTCP81
P132				INTCP82
P133				INTCP83
P134				TI8/INTTI8
P135				TCLR8/INTTCLR8
P136				TO80
P137				TO81
P140	I/O	No	Port 14 8-bit I/O port Input/output mode can be specified in 1-bit units.	INTCP90
P141				INTCP91
P142				INTCP92
P143				INTCP93
P144				TI9/INTTI9
P145				RTPTRG1
P146				–
P147				–

**Remark** PULL: On-chip pull-up resistor



(4/4)

Pin Name	I/O	PULL	Function	Alternate Function
P150	I/O	No	Port 15 8-bit I/O port Input/output mode can be specified in 1-bit units.	RTP10
P151				RTP11
P152				RTP12
P153				RTP13
P154				RTP14
P155				RTP15
P156				RTP16
P157				RTP17
P160	I/O	No	Port 16 8-bit I/O port Input/output mode can be specified in 1-bit units.	PWM0
P161				PWM1
P162				PWM2
P163				PWM3
P164				CSYNCIN
P165				VSOUT
P166				HSOUT0
P167				HSOUT1
P170	I/O	Yes	Port 17 8-bit I/O port Input/output mode can be specified in 1-bit units.	KR0
P171				KR1
P172				KR2
P173				KR3
P174				KR4
P175				KR5
P176				KR6
P177				KR7
P180	I/O	No	Port 18 8-bit I/O port Input/output mode can be specified in 1-bit units.	-
P181				-
P182				-
P183				-
P184				-
P185				-
P186				-
P187				-
P190	I/O	No	Port 19 8-bit I/O port Input/output mode can be specified in 1-bit units.	-
P191				-
P192				-
P193				-
P194				-
P195				-
P196				-
P197				-

**Remark** PULL: On-chip pull-up resistor

1.2 Non-Port Pins

(1/4)

Pin Name	I/O	PULL	Function	Alternate Function
A16 to A21	Output	No	Address bus 16 to 21	P60 to P65
AD0 to AD7	I/O	No	Address/data multiplexed bus 0 to 15	P40 to P47
AD8 to AD15				P50 to P57
ADTRG	Input	Yes	A/D converter external trigger input	P05/INTP4
ANI0 to ANI7	Input	No	Analog input to A/D converter	P70 to P77
ANI8 to ANI15	Input	No		P80 to P87
ASCK0	Input	Yes	Baud rate clock input for UART0 and UART1	P15/ $\overline{\text{SCK1}}$
ASCK1				P25/ $\overline{\text{SCK3}}$
ASTB	Output	No	External address strobe signal output	P94
AV <sub>DD</sub>	–	–	Positive power supply for A/D converter and ports used for alternate functions	–
AV <sub>REF</sub>	Input	–	Reference voltage input for A/D converter	–
AV <sub>SS</sub>	–	–	Ground potential for A/D converter and ports used for alternate functions	–
BV <sub>DD</sub>	–	–	Positive power supply for bus interface and ports used for alternate functions	–
BV <sub>SS</sub>	–	–	Ground potential for bus interface and ports used for alternate functions	–
CLKOUT	Output	–	Internal system clock output	–
CLO	Output	No	CLO output signal	P123
CSYNCIN	Input	No	Csync signal input	P164
$\overline{\text{DSTB}}$	Output	No	External data strobe signal output	P93/ $\overline{\text{RD}}$
HLD $\overline{\text{AK}}$	Output	No	Bus hold acknowledge output	P95
$\overline{\text{HLDRQ}}$	Input	No	Bus hold request input	P96
HSOUT0	Output	No	Hsync signal output before compensation	P166
HSOUT1			Hsync signal output after compensation	P167
INTCP80 to INTCP83	Input	No	External capture input for CC80 to CC83	P130 to P133
INTCP90 to INTCP93	Input	No	External capture input for CP90 to CP93	P140 to P143
INTP0 to INTP3	Input	Yes	External interrupt request input (analog noise elimination)	P01 to P04
INTP4			External interrupt request input (digital noise elimination)	P05/ADTRG
INTP5				P06/RTPTRG0
INTP6			External interrupt request input (digital noise elimination supporting remote controller)	P07

**Remark** PULL: On-chip pull-up resistor

(2/4)

Pin Name	I/O	PULL	Function	Alternate Function
INTTCLR8	Input	No	External interrupt request input (digital noise elimination)	P135/TCLR8
INTTI8	Input	No		P134/TI8
INTTI9				P144/TI9
KR0 to KR7	Input	Yes	Key return input	P170 to P177
$\overline{\text{LBEN}}$	Output	No	Lower byte enable signal output for external data bus	P90/ $\overline{\text{WRL}}$
NMI	Input	Yes	Non-maskable interrupt request input	P00
PWM0 to PWM3	Output	No	Output of PWM channels 0 to 3	P160 to P163
$\overline{\text{RD}}$	Output	No	Bus read strobe signal output	P93/ $\overline{\text{DSTB}}$
$\overline{\text{RESET}}$	Input	–	System reset input	–
RTP00 to RTP07	Output	Yes	Real-time output port	P100 to P107
RTP10 to RTP17				P150 to P157
RTPTRG0	Input	Yes	RTP external trigger input	P06
RTPTRG1		No		P146
$\overline{\text{R/W}}$	Output	No	External read/write status output	P92/ $\overline{\text{WRH}}$
RXD0	Input	Yes	Serial receive data input for UART0 and UART1	P13/SI1
RXD1				P23/SI3
$\overline{\text{SCK0}}$	I/O	Yes	Serial clock I/O for CSI0 to CSI3 (3-wire mode)	P12/SCL0
$\overline{\text{SCK1}}$				P15/ASCK0
$\overline{\text{SCK2}}$				P22/SCL1
$\overline{\text{SCK3}}$				P25/ASCK1
$\overline{\text{SCK4}}$		No	Variable-length CSI4 serial clock I/O	P122
SCL0	I/O	Yes	Serial clock I/O for I <sup>2</sup> C0 and I <sup>2</sup> C1 (μPD70F3040Y)	P12/ $\overline{\text{SCK0}}$
SCL1				P22/ $\overline{\text{SCK2}}$
SDA0	I/O	Yes	Serial transmit/receive data I/O for I <sup>2</sup> C0 and I <sup>2</sup> C1 (μPD70F3040Y)	P10/SI0
SDA1				P20/SI2
SI0	Input	Yes	Serial receive data input for CSI0 to CSI3 (3-wire mode)	P10/SDA0
SI1				P13/RXD0
SI2				P20/SDA1
SI3				P23/RXD1
SI4		No	Variable-length CSI4 serial receive data input (3-wire mode)	P120
SO0	Output	Yes	Serial transmit data output for CSI0 to CSI3	P11
SO1				P14/TXD0
SO2				P21
SO3				P24/TXD1
SO4		No	Variable-length CSI4 serial transmit data output	P121
TCLR8	Input	No	External clear input for TM8	P135/INTTCLR8

**Remark** PULL: On-chip pull-up resistor

(3/4)

Pin Name	I/O	PULL	Function	Alternate Function
TI000	Input	Yes	External count clock input/external capture trigger input for TM0	P30
TI001			External capture trigger input for TM0	P31
TI010			External count clock input/external capture trigger input for TM1	P32
TI011			External capture trigger input for TM1	P33
TI2			External count clock input for TM2	P26/TO2
TI3			External count clock input for TM3	P27/TO3
TI4			External count clock input for TM4	P36/TO4/A15
TI5			External count clock input for TM5	P37/TO5
TI6		No	External count clock input for TM6	P124/TO6
TI7			External count clock input for TM7	P125/TO7
TI8			External count clock input for TM8	P134/INTTI8
TI9			External count clock input for TM9	P144/INTTI9
TI10			External count clock input for TM10	P126/TO10
TI11			External count clock input for TM11	P127/TO11
TO0	Output	Yes	Pulse signal output for TM0	P34
TO1			Pulse signal output for TM1	P35
TO2			Pulse signal output for TM2	P26/TI2
TO3			Pulse signal output for TM3	P27/TI3
TO4			Pulse signal output for TM4	P36/TI4
TO5			Pulse signal output for TM5	P37/TI5
TO6		No	Pulse signal output for TM6	P124/TI6
TO7			Pulse signal output for TM7	P125/TI7
TO80			Pulse signal output 0 for TM8	P136
TO81			Pulse signal output 1 for TM8	P137
TO10			Pulse signal output for TM10	P126/TI10
TO11			Pulse signal output for TM11	P127/TI11
TXD0	Output	Yes	Serial transmit data output for UART0 and UART1	P14/SO1
TXD1				P24/SO3
UBEN	Output	No	Higher byte enable signal output for external data bus	P91
V <sub>DD</sub>	–	–	Positive power supply pin	–
V <sub>PP</sub>	–	–	High voltage application pin for program write/verify	–
VSOUT	Output	No	Vsync signal output	P165
V <sub>SS</sub>	–	–	Ground potential	–
WAIT	Input	No	External WAIT signal input	–
WRH	Output	No	Higher byte write strobe signal output for external data bus	P92/R $\overline{W}$
WRL			Lower byte write strobe signal output for external data bus	P90/LBEN

**Remark** PULL: On-chip pull-up resistor

(4/4)

Pin Name	I/O	PULL	Function	Alternate Function
X1	Input	No	Resonator connection for main system clock	–
X2	–			–
XT1	Input	No	Resonator connection for subsystem clock	–
XT2	–			–

**Remark** PULL: On-chip pull-up resistor

**1.3 Pin I/O Circuits, I/O Buffer Supply, and Recommended Connection of Unused Pins**

Table 1-1 shows the input/output circuit type of each pin and the recommended connection of unused pins.

For the input/output configuration of each type, refer to Figure 1-1.

**Table 1-1. Types of Pin I/O Circuit and Recommended Connection of Unused Pins (1/2)**

Pin	Alternate Function	I/O Circuit Type	I/O Buffer Power Supply	Recommended Connection Method
P00	NMI	5-W	V <sub>DD</sub>	Input: Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor Output: Leave open
P01 to P04	INTP0 to INTP3			
P05	INTP4/ADTRG			
P06	INTP5/RTPTRG0			
P07	INTP6			
P10	SI0/SDA0	10-F	V <sub>DD</sub>	
P11	SO0	10-E		
P12	SCK0/SCL0	10-F		
P13	SI1/RXD0	5-W		
P14	SO1/TXD0	10-E		
P15	SCK1/ASCK0	10-F		
P20	SI2/SDA1	10-F	V <sub>DD</sub>	
P21	SO2	10-E		
P22	SCK2/SCL1	10-F		
P23	SI3/RXD1	5-W		
P24	SO3/TXD1	10-E		
P25	SCK3/ASCK1	10-F		
P26, P27	TI2/TO2, TI3/TO3	5-W	V <sub>DD</sub>	
P30, P31	TI000, TI001	5-W		
P32, P33	TI010, TI011			
P34, P35	TO0, TO1	5-A		
P36	TI4/TO4	5-W		
P37	TI5/TO5			
P40 to P47	AD0 to AD7	5	BV <sub>DD</sub>	Input: Independently connect to BV <sub>DD</sub> or BV <sub>SS</sub> via a resistor Output: Leave open
P50 to P57	AD8 to AD15	5	BV <sub>DD</sub>	
P60 to P65	A16 to A21	5	BV <sub>DD</sub>	
P70 to P77	ANI0 to ANI7	9	AV <sub>DD</sub>	Connect to AV <sub>SS</sub>
P80 to P87	ANI8 to ANI15	9	AV <sub>DD</sub>	
P90	LBEN/WRL	5	BV <sub>DD</sub>	Input: Independently connect to BV <sub>DD</sub> or BV <sub>SS</sub> via a resistor Output: Leave open
P91	UBEN			
P92	R/W/WRH			
P93	DSTB/RD			
P94	ASTB			
P95	HLDK			
P96	HLDRQ			
P100 to P107	RTP00 to RTP07	10-E	V <sub>DD</sub>	Input: Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor Output: Leave open
P110 to P113	–	5	V <sub>DD</sub>	
P120	SI4	5-K	V <sub>DD</sub>	

Table 1-1. Types of Pin I/O Circuit and Recommended Connection of Unused Pins (2/2)

Pin	Alternate Function	I/O Circuit Type	I/O Buffer Power Supply	Recommended Connection Method
P121	SO4	10-G	V <sub>DD</sub>	Input: Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor Output: Leave open
P122	SCK4	10-H		
P123	CLO	5		
P124	TI6/TO6	5-K		
P125	TI7/TO7			
P126	TI10/TO10			
P127	TI11/TO11			
P130 to P133	INTCP80 to INTCP83	5-K	V <sub>DD</sub>	
P134	TI8/INTTI8			
P135	TCLR8/INTTCLR8			
P136, P137	TO80, TO81	5		
P140 to P143	INTCP90 to INTCP93	5-K	V <sub>DD</sub>	
P144	TI9/INTTI9			
P145	RTPTRG1			
P146, P147	–	5		
P150 to P157	RTP10 to RTP17	5	V <sub>DD</sub>	
P160 to P163	PWM0 to PWM3	5	V <sub>DD</sub>	
P164	CSYNCIN	5-K		
P165	VSOUT	5		
P166	HSOUT0			
P167	HSOUT1			
P170 to P177	KR0 to KR7	5-K	V <sub>DD</sub>	
P180 to P187	–	5	V <sub>DD</sub>	
P190 to P197	–	5	V <sub>DD</sub>	
CLKOUT	–	4	BV <sub>DD</sub>	Leave open
WAIT	–	1	BV <sub>DD</sub>	Connect to V <sub>DD</sub> via a resistor
RESET	–	2	V <sub>DD</sub>	–
X1	–	–	V <sub>DD</sub>	–
X2	–	–	V <sub>DD</sub>	Leave open
XT1	–	–	V <sub>DD</sub>	Connect to V <sub>SS</sub>
XT2	–	–	V <sub>DD</sub>	Leave open
AV <sub>REF</sub>	–	–	–	Connect to AV <sub>SS</sub>
V <sub>PP</sub>	–	–	–	Connect to V <sub>SS</sub>
V <sub>DD</sub>	–	–	–	–
V <sub>SS</sub>	–	–	–	–
AV <sub>DD</sub>	–	–	–	Connect to V <sub>DD</sub>
AV <sub>SS</sub>	–	–	–	Connect to V <sub>SS</sub>
BV <sub>DD</sub>	–	–	–	Connect to V <sub>DD</sub>
BV <sub>SS</sub>	–	–	–	Connect to V <sub>SS</sub>

Figure 1-1. Pin Input/Output Circuits (1/2)







Figure 1-1. Pin Input/Output Circuits (2/2)



2. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T<sub>A</sub> = 25°C, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V <sub>DD</sub>		-0.5 to +4.6	V
	AV <sub>DD</sub>		-0.5 to +4.6	V
	BV <sub>DD</sub>		-0.5 to +4.6	V
	AV <sub>SS</sub>		-0.5 to +0.5	V
	BV <sub>SS</sub>		-0.5 to +0.5	V
Input voltage	V <sub>I1</sub>	<b>Note 1</b> (V <sub>DD</sub> )	-0.5 to V <sub>DD</sub> + 0.5 <sup>Note 4</sup>	V
	V <sub>I2</sub>	<b>Note 2</b> (BV <sub>DD</sub> )	-0.5 to BV <sub>DD</sub> + 0.5 <sup>Note 4</sup>	V
	V <sub>I3</sub>	V <sub>PP</sub>	-0.5 to +8.5	V
Clock input voltage	V <sub>K</sub>	X1, XT1, V <sub>DD</sub> = 2.7 to 3.6 V	-0.5 to V <sub>DD</sub> + 1.0 <sup>Note 4</sup>	V
Analog input voltage	V <sub>IAN</sub>	<b>Note 3</b> (AV <sub>DD</sub> )	-0.5 to AV <sub>DD</sub> + 0.5 <sup>Note 4</sup>	V
Analog reference input voltage	AV <sub>REF</sub>	AV <sub>REF</sub> pin	-0.5 to AV <sub>DD</sub> + 0.5 <sup>Note 4</sup>	V
Output current, low	I <sub>OL</sub>	Per pin	4.0	mA
		Total for P00 to P07 and P150 to P157	25	mA
		Total for P100 to P107 and P160 to P167	25	mA
		Total for P170 to P177 and P190 to P197	25	mA
		Total for P124 to P127 and P180 to P187	25	mA
		Total for P30 to P37 and P120 to P123	25	mA
		Total for P12 to P15, P20 to 27, and P110 to P113	25	mA
		Total for P50 to P57, P60 to P65, and CLKOUT	25	mA
		Total for P40 to P47 and P90 to P96	25	mA
		Total for P130 to P137 and P140 to P147	25	mA
Output current, high	I <sub>OH</sub>	Per pin	-4.0	mA
		Total for P00 to P07 and P150 to P157	-25	mA
		Total for P100 to P107 and P160 to P167	-25	mA
		Total for P170 to P177 and P190 to P197	-25	mA
		Total for P124 to P127 and P180 to P187	-25	mA
		Total for P30 to P37 and P120 to P123	-25	mA
		Total for P12 to P15, P20 to 27, and P110 to P113	-25	mA
		Total for P50 to P57, P60 to P65, and CLKOUT	-25	mA
		Total for P40 to P47 and P90 to P96	-25	mA
		Total for P130 to P137 and P140 to P147	-25	mA
Output voltage	V <sub>O1</sub>	<b>Note 1</b> (V <sub>DD</sub> )	-0.5 to V <sub>DD</sub> + 0.5 <sup>Note 4</sup>	V
	V <sub>O2</sub>	<b>Note 2</b> (BV <sub>DD</sub> )	-0.5 to BV <sub>DD</sub> + 0.5 <sup>Note 4</sup>	V
Operating ambient temperature	T <sub>A</sub>	Normal operation mode	-40 to +85	°C
		Flash programming mode	+10 to +40	°C
Storage temperature	T <sub>stg</sub>		-40 to +125	°C

- Notes 1.** Ports 0, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19,  $\overline{\text{RESET}}$  (including alternate-function pins)
- 2.** Ports 4, 5, 6, 9,  $\overline{\text{WAIT}}$  (including alternate-function pins)
- 3.** Ports 7, 8 (including alternate-function pins)
- 4.** Be sure not to exceed each absolute maximum rating (MAX.).

- Cautions**
1. Avoid direct connections among the IC device output (or I/O) pins and between V<sub>DD</sub> or V<sub>CC</sub> and GND. However, direct connections among open-drain and open-collector pins are possible, as are direct connections to external circuits that have timing designed to prevent output contention with pins that become high-impedance.
  2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.  
The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

**Capacitance (T<sub>A</sub> = 25°C, V<sub>DD</sub> = V<sub>SS</sub> = 0 V)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>I</sub>	f <sub>c</sub> = 1 MHz Unmeasured pins returned to 0 V			15	pF
I/O capacitance	C <sub>IO</sub>				15	pF
Output capacitance	C <sub>O</sub>				15	pF

**Operating Conditions**

**(1) CPU Operation Frequency**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU operation frequency	f <sub>CPU</sub>	When main system clock is operating	0.5		16	MHz
		When subsystem clock is operating		32.768		kHz

**(2) Supply Voltage**


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	V <sub>DD</sub>		2.7		3.6	V
	AV <sub>DD</sub>		2.7		3.6	V
	BV <sub>DD</sub>		2.7		3.6	V

**(3) Operating Frequency for Each Supply Voltage**

Internal Operating Clock Frequency	Supply Voltage (V <sub>DD</sub> = AV <sub>DD</sub> = BV <sub>DD</sub> )
4 MHz ≤ f <sub>xx</sub> ≤ 16 MHz	2.7 to 3.6 V
f <sub>XT</sub> = 32.768 kHz	2.7 to 3.6 V

Recommended Oscillator

(1) Main System Clock Oscillator (T<sub>A</sub> = -40 to +85°C)




Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Oscillation frequency	f <sub>xx</sub>		4		16	MHz
Oscillation stabilization time		After reset release		2 <sup>19</sup> /f <sub>xx</sub>		s
		After STOP mode release		<b>Note</b>		s

**Note** Values vary depending on the settings of the oscillation stabilization selection register (OSTS).

- Remarks**
1. Place the oscillator as close as possible to X1 and X2.
  2. Do not wire other signal lines within the broken lines.
  3. For resonator selection and oscillation constants, customers are advised to either evaluate the oscillation themselves, or apply to the resonator manufacturer for evaluation.

(2) Subsystem Clock Oscillator (T<sub>A</sub> = -40 to +85°C)



Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Oscillation frequency	f <sub>XT</sub>		32	32.768	35	kHz
Oscillation stabilization time				10		s

- Remarks**
1. Place the oscillator as close as possible to XT1 and XT2.
  2. Do not wire other signal lines within the broken lines.
  3. For resonator selection and oscillation constants, customers are advised to either evaluate the oscillation themselves, or apply to the resonator manufacturer for evaluation.

DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = AV<sub>DD</sub> = BV<sub>DD</sub> = 2.7 to 3.6 V, V<sub>SS</sub> = AV<sub>SS</sub> = BV<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	V <sub>IH1</sub>	Pins in <b>Note 1</b> , $\overline{\text{WAIT}}$	0.7BV <sub>DD</sub>		BV <sub>DD</sub>	V
	V <sub>IH2</sub>	Pins in <b>Note 2</b>	0.7V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH3</sub>	Pins in <b>Note 3</b> , $\overline{\text{RESET}}$	0.75V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH4</sub>	Pins in <b>Note 4</b>	0.7AV <sub>DD</sub>		AV <sub>DD</sub>	V
	V <sub>IH5</sub>	X1, XT1, XT2	0.8V <sub>DD</sub>		V <sub>DD</sub>	V
Input voltage, low	V <sub>IL1</sub>	Pins in <b>Note 1</b> , $\overline{\text{WAIT}}$	BV <sub>SS</sub> - 0.5		0.3BV <sub>DD</sub>	V
	V <sub>IL2</sub>	Pins in <b>Note 2</b>	V <sub>SS</sub> - 0.5		0.3V <sub>DD</sub>	V
	V <sub>IL3</sub>	Pins in <b>Note 3</b> , $\overline{\text{RESET}}$	V <sub>SS</sub> - 0.5		0.3V <sub>DD</sub>	V
	V <sub>IL4</sub>	Pins in <b>Note 4</b>	AV <sub>SS</sub> - 0.5		0.3AV <sub>DD</sub>	V
	V <sub>IL5</sub>	X1, XT1, XT2	V <sub>SS</sub>		0.2V <sub>DD</sub>	V
Output voltage, high	V <sub>OH1</sub>	<b>Note 1</b> , CLKOUT	I <sub>OH</sub> = -3 mA	0.8BV <sub>DD</sub>		V
	V <sub>OH2</sub>	<b>Notes 2, 3</b>	I <sub>OH</sub> = -1 mA	0.8V <sub>DD</sub>		V
Output voltage, low	V <sub>OL1</sub>	<b>Note 1</b> , CLKOUT			0.4	V
	V <sub>OL2</sub>	<b>Notes 2, 3</b> (excluding P10, 12, 20, 22)			0.4	V
	V <sub>OL3</sub>	P10, 12, 20, 22			0.4	V
Input leakage current, high	I <sub>LIH1</sub>	V <sub>I</sub> = V <sub>DD</sub> = AV <sub>DD</sub> = BV <sub>DD</sub>	Other than X1, XT1, XT2		5	μA
	I <sub>LIH2</sub>		X1, XT1, XT2		20	μA
Input leakage current, low	I <sub>LIL1</sub>	V <sub>I</sub> = 0 V	Other than X1, XT1, XT2		-5	μA
	I <sub>LIL2</sub>		X1, XT1, XT2		-20	μA
Output leakage current, high	I <sub>LOH</sub>	V <sub>O</sub> = V <sub>DD</sub> = AV <sub>DD</sub> = BV <sub>DD</sub>			5	μA
Output leakage current, low	I <sub>LOL</sub>	V <sub>O</sub> = 0 V			-5	μA
Supply current	I <sub>DD1</sub>	Normal operation (f <sub>xx</sub> = 16 MHz)		45	65	mA
	I <sub>DD2</sub>	HALT mode (f <sub>xx</sub> = 16 MHz)		20	35	mA
	I <sub>DD3</sub>	IDLE mode (f <sub>xx</sub> = 16 MHz)		6	14	mA
	I <sub>DD4</sub>	STOP mode (subsystem clock operation: f <sub>XT</sub> = 32.768 kHz, watch timer operation)		13	115	μA
		STOP mode (subsystem clock stopped)		1	100	μA
Pull-up resistor	R <sub>L</sub>		10	30	100	kΩ


- Notes 1.** Ports 4, 5, 6, 9 (including alternate-function pins)
- 2.** P11, P14, P21, P24, P34, P35, P100 to P107, P110 to P113, P121, P123, P136, P137, P146, P147, P150 to P157, P160 to P163, P165 to P167, P180 to P187, P190 to P197 (including alternate-function pins)
- 3.** P00 to P07, P10, P12, P13, P15, P20, P22, P23, P25 to P27, P30 to P33, P36, P37, P120, P122, P124 to P127, P130 to P135, P140 to P145, P164, P170 to P177 (including alternate-function pins)
- 4.** Ports 7, 8 (including alternate-function pins)

**Caution** The TYP. value of V<sub>DD</sub> is 3.3 V. The current that is consumed at output buffers is not included.

Data Retention Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = AV<sub>DD</sub> = BV<sub>DD</sub> = 2.7 to 3.6 V, V<sub>SS</sub> = AV<sub>SS</sub> = BV<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	V <sub>DDDR</sub>	STOP mode	1.8		3.6	V
Data retention current	I <sub>DDDR</sub>	V <sub>DDDR</sub> [V]		1	100	μA
Supply voltage rise time	t <sub>rVD</sub>		200			μs
Supply voltage fall time	t <sub>fVD</sub>		200			μs
Supply voltage hold time (from STOP mode setting)	t <sub>HVD</sub>		0			ms
STOP release signal input time	t <sub>DREL</sub>		0			ms
Data retention high-level input voltage	V <sub>IHDR</sub>	All input ports	V <sub>IHn</sub>		V <sub>DDDR</sub>	V
Data retention low-level input voltage	V <sub>ILDR</sub>	All input ports	0		V <sub>ILn</sub>	V


Remark n = 1 to 5




Caution Be sure to shift to and return from STOP mode when V<sub>DD</sub> is 2.7 V or higher.

AC Characteristics


AC Test Input Waveforms ( $V_{DD}$ ,  $BV_{DD}$ ,  $AV_{DD}$ )



AC Test Output Test Point ( $BV_{DD}$ )



Load Conditions






**Clock Timing**

**Operating Condition** ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = AV_{DD} = BV_{DD} = 2.7$  to  $3.6$  V,  $V_{SS} = AV_{SS} = BV_{SS} = 0$  V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
X1 input cycle	t <sub>cyX</sub>	<1>	62.5	250	ns
XT1 input cycle			28.6	31.2	μs
X1 input high-level width	t <sub>wXH</sub>	<2>	31.2	125	ns
XT1 input high-level width			14.3	15.6	μs
X1 input low-level width	t <sub>wXL</sub>	<3>	31.2	125	ns
XT1 input low-level width			14.3	15.6	μs
X1 input rise time	t <sub>xR</sub>	<4>		(<1>-<2>-<3>)/2	ns
X1 input fall time	t <sub>xF</sub>	<5>		(<1>-<2>-<3>)/2	ns
CLKOUT output cycle	t <sub>cyK</sub>	<6>	62.5 ns	31.2 μs	
CLKOUT high-level width	t <sub>wKH</sub>	<7>	0.4 (T-20)		ns
CLKOUT low-level width	t <sub>wKL</sub>	<8>	0.4 (T-20)		ns
CLKOUT rise time	t <sub>kR</sub>	<9>		10	ns
CLKOUT fall time	t <sub>kF</sub>	<10>		10	ns

**Remark** T = t<sub>cyK</sub>

**Clock Timing**



**Timing of Pins Other Than X1 and CLKOUT Pins**

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = AV_{DD} = BV_{DD} = 2.7$  to  $3.6$  V,  $V_{SS} = AV_{SS} = BV_{SS} = 0$  V, Output Pin Load Capacitance:  $C_L = 50$  pF)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Output rise time	t <sub>oR</sub>			20	ns
Output fall time	t <sub>oF</sub>			20	ns

**Bus Timing (CLKOUT Asynchronous)**

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = AV_{DD} = BV_{DD} = 2.7$  to  $3.6$  V,  $V_{SS} = AV_{SS} = BV_{SS} = 0$  V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Address setup time (to $ASTB\downarrow$ )	$t_{SAST}$	<11>	$0.5T - 20$		ns
Address hold time (from $ASTB\downarrow$ )	$t_{HSTA}$	<12>	$0.5T - 15$		ns
Address float from $\overline{DSTB}\downarrow$	$t_{FDA}$	<13>		2	ns
Setup time from address to data input	$t_{DAID}$	<14>		$(2 + n)T - 30$	ns
Setup time from $\overline{DSTB}\downarrow$ to data input	$t_{DDID}$	<15>		$(1 + n)T - 30$	ns
Delay time from $ASTB\downarrow$ to $\overline{DSTB}\downarrow$	$t_{DSTD}$	<16>	$0.5T - 15$		ns
Data input hold time (from $\overline{DSTB}\uparrow$ )	$t_{HDID}$	<17>	0		ns
Address output time from $\overline{DSTB}\uparrow$	$t_{DDA}$	<18>	$(1 + i)T - 15$		ns
Delay time from $\overline{DSTB}\uparrow$ to $ASTB\uparrow$	$t_{DDST1}$	<19>	$0.5T - 15$		ns
Delay time from $\overline{DSTB}\uparrow$ to $ASTB\downarrow$	$t_{DDST2}$	<20>	$(1.5 + i)T - 15$		ns
$\overline{DSTB}$ low-level width	$t_{WDL}$	<21>	$(1 + n)T - 15$		ns
$ASTB$ high-level width	$t_{WSTH}$	<22>	$T - 15$		ns
Data output time from $\overline{DSTB}\downarrow$	$t_{DDOD}$	<23>		15	ns
Data output setup time (to $\overline{DSTB}\uparrow$ )	$t_{SODD}$	<24>	$(1 + n)T - 20$		ns
Data output hold time (from $\overline{DSTB}\uparrow$ )	$t_{HDOD}$	<25>	$T - 15$		ns
$\overline{WAIT}$ setup time (to address)	$t_{SAWT1}$	<26>	$n \geq 1$	$1.5T - 30$	ns
	$t_{SAWT2}$	<27>		$(1.5 + n)T - 30$	ns
$\overline{WAIT}$ hold time (from address)	$t_{HAWT1}$	<28>	$n \geq 1$	$(0.5 + n)T$	ns
	$t_{HAWT2}$	<29>		$(1.5 + n)T$	ns
$\overline{WAIT}$ setup time (to $ASTB\downarrow$ )	$t_{SSTWT1}$	<30>	$n \geq 1$	$1.5T - 25$	ns
	$t_{SSTWT2}$	<31>		$(1 + n)T - 5$	ns
$\overline{WAIT}$ hold time (from $ASTB\downarrow$ )	$t_{HSTWT1}$	<32>	$n \geq 1$	$nT + 5$	ns
	$t_{HSTWT2}$	<33>		$(1 + n)T + 5$	ns
$\overline{HLDRQ}$ high-level width	$t_{WHQH}$	<34>	$T + 10$		ns
$\overline{HLDAK}$ low-level width	$t_{WHAL}$	<35>	$T - 15$		ns
Delay time from $\overline{HLDAK}\uparrow$ to bus output	$t_{DHAC}$	<36>	0		ns
Delay time from $\overline{HLDRQ}\downarrow$ to $\overline{HLDAK}\downarrow$	$t_{DHQA1}$	<37>	$1.5T$	$(2n + 7.5)T + 25$	ns
Delay time from $\overline{HLDRQ}\uparrow$ to $\overline{HLDAK}\uparrow$	$t_{DHQA2}$	<38>	$0.5T$	$1.5T + 25$	ns


- Remarks**
1.  $T = 1/f_{CPU}$  ( $f_{CPU}$ : CPU operation clock frequency)
  2. n: Number of wait clocks inserted in the bus cycle.  
Sampling timing changes when a programmable wait is inserted.
  3. i: Number of idle states inserted after the read cycle (0 or 1).
  4. The specifications described above are the values of when a clock with a duty ratio of 1:1 is input from X1.

**Bus Timing (CLKOUT Synchronous)**(T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = AV<sub>DD</sub> = BV<sub>DD</sub> = 2.7 to 3.6 V, V<sub>SS</sub> = AV<sub>SS</sub> = BV<sub>SS</sub> = 0 V)


Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT $\uparrow$ to address	t <sub>DKA</sub>	<39>		0	19	ns
Delay time from CLKOUT $\uparrow$ to address float	t <sub>FKA</sub>	<40>		-12	7	ns
Delay time from CLKOUT $\downarrow$ to ASTB	t <sub>DKST</sub>	<41>		-12	7	ns
Delay time from CLKOUT $\uparrow$ to $\overline{\text{DSTB}}$	t <sub>DKD</sub>	<42>		-5	14	ns
Data input setup time (to CLKOUT $\uparrow$ )	t <sub>SIDK</sub>	<43>		15		ns
Data input hold time (from CLKOUT $\uparrow$ )	t <sub>HKID</sub>	<44>		5		ns
Delay time from CLKOUT $\uparrow$ to data output	t <sub>DKOD</sub>	<45>			19	ns
$\overline{\text{WAIT}}$ setup time (to CLKOUT $\downarrow$ )	t <sub>SWTK</sub>	<46>		15		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT $\downarrow$ )	t <sub>HKWT</sub>	<47>		5		ns
$\overline{\text{HLDRQ}}$ setup time (to CLKOUT $\downarrow$ )	t <sub>SHQK</sub>	<48>		15		ns
$\overline{\text{HLDRQ}}$ hold time (from CLKOUT $\downarrow$ )	t <sub>HKHQ</sub>	<49>		5		ns
Delay time from CLKOUT $\uparrow$ to address float	t <sub>DKF</sub>	<50>			19	ns
Delay time from CLKOUT $\uparrow$ to $\overline{\text{HLDAK}}$	t <sub>DKHA</sub>	<51>			19	ns

**Remark** The specifications described above are the values of when a clock with a duty ratio of 1:1 is input from X1.


Read Cycle (CLKOUT Synchronous/Asynchronous, 1 Wait)



Write Cycle (CLKOUT Synchronous/Asynchronous, 1 Wait)



Bus Hold



**Reset/Interrupt Timing**


( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = AV_{DD} = BV_{DD} = 2.7$  to  $3.6$  V,  $V_{SS} = AV_{SS} = BV_{SS} = 0$  V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
RESET high-level width	$t_{WRSH}$	<52>	500		ns
RESET low-level width	$t_{WRSL}$	<53>	500		ns
NMI high-level width	$t_{WNIH}$	<54>	500		ns
NMI low-level width	$t_{WNIL}$	<55>	500		ns
INTPn high-level width	$t_{WITH}$	<56> n = 0 to 3, analog noise elimination	500		ns
		n = 4, 5, digital noise elimination	$3T + 20$		ns
		n = 6, digital noise elimination	$3T_{smp} + 20$		ns
INTPn low-level width	$t_{WITL}$	<57> n = 0 to 3, analog noise elimination	500		ns
		n = 4, 5, digital noise elimination	$3T + 20$		ns
		n = 6, digital noise elimination	$3T_{smp} + 20$		ns


Remarks 1.  $T = 1/f_{xx}$

2.  $T_{smp}$  = Noise elimination sampling clock frequency

**Reset**



**Interrupt**



**TIn Input Timing**

(TA = -40 to +85°C, VDD = AVDD = BVDD = 2.7 to 3.6 V, VSS = AVSS = BVSS = 0 V)


Parameter	Symbol		Conditions	MIN.	MAX.	Unit
TIn0, TIn1 (n = 00, 01) High-level width	t <sub>IIH</sub>	<58>		2T <sub>sam</sub> + 20 <sup>Note</sup>		ns
TIn (n = 2 to 7, 10, 11) High-level width				3/f <sub>xx</sub> + 20		ns
TIn0, TIn1 (n = 00, 01) Low-level width	t <sub>TIL</sub>	<59>		2T <sub>sam</sub> + 20 <sup>Note</sup>		ns
TIn (n = 2 to 7, 10, 11) Low-level width				3/f <sub>xx</sub> + 20		ns

**Note** T<sub>sam</sub> can be selected by setting the PRMn1 and PRMn0 bits of prescaler mode registers n0, n1 (PRMn0, PRMn1) (n = 0, 1).

TM0 (PRM00, PRM01 registers): T<sub>sam</sub> = 2/f<sub>xx</sub>, 4/f<sub>xx</sub>, 16/f<sub>xx</sub>, 64/f<sub>xx</sub>, 256/f<sub>xx</sub>, 1/INTWTI period

TM1 (PRM10, PRM11 registers): T<sub>sam</sub> = 2/f<sub>xx</sub>, 4/f<sub>xx</sub>, 16/f<sub>xx</sub>, 32/f<sub>xx</sub>, 128/f<sub>xx</sub>, 256/f<sub>xx</sub>

However, when the TIn0 valid edge is selected as the count clock, T<sub>sam</sub> = 4/f<sub>xx</sub> (n = 0, 1).





3-Wire SIO Timing

(1) Master Mode ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = AV_{DD} = BV_{DD} = 2.7$  to  $3.6$  V,  $V_{SS} = AV_{SS} = BV_{SS} = 0$  V)


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{SCKn}}$ cycle time	$t_{\text{KCY1}}$	<60>	400		ns
$\overline{\text{SCKn}}$ high-level width	$t_{\text{KH1}}$	<61>	140		ns
$\overline{\text{SCKn}}$ low-level width	$t_{\text{KL1}}$	<62>	140		ns
SIn setup time (to $\overline{\text{SCKn}}\uparrow$ )	$t_{\text{SIK1}}$	<63>	50		ns
SIn hold time (from $\overline{\text{SCKn}}\downarrow$ )	$t_{\text{KSI1}}$	<64>	50		ns
Delay time from $\overline{\text{SCKn}}\downarrow$ to SOn output	$t_{\text{KSO1}}$	<65>		60	ns

Remark n = 0 to 3

(2) Slave Mode ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = AV_{DD} = BV_{DD} = 2.7$  to  $3.6$  V,  $V_{SS} = AV_{SS} = BV_{SS} = 0$  V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{SCKn}}$ cycle time	$t_{\text{KCY2}}$	<60>	400		ns
$\overline{\text{SCKn}}$ high-level width	$t_{\text{KH2}}$	<61>	140		ns
$\overline{\text{SCKn}}$ low-level width	$t_{\text{KL2}}$	<62>	140		ns
SIn setup time (to $\overline{\text{SCKn}}\uparrow$ )	$t_{\text{SIK2}}$	<63>	50		ns
SIn hold time (from $\overline{\text{SCKn}}\downarrow$ )	$t_{\text{KSI2}}$	<64>	50		ns
Delay time from $\overline{\text{SCKn}}\downarrow$ to SOn output	$t_{\text{KSO2}}$	<65>		60	ns

Remark n = 0 to 3



Remark n = 0 to 3


3-Wire Variable-Length CSI Timing

(1) Master Mode ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = AV_{DD} = BV_{DD} = 2.7$  to  $3.6$  V,  $V_{SS} = AV_{SS} = BV_{SS} = 0$  V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{SCK4}}$ cycle time	$t_{\text{KCY1}}$	<66>	400		ns
$\overline{\text{SCK4}}$ high-level width	$t_{\text{KH1}}$	<67>	140		ns
$\overline{\text{SCK4}}$ low-level width	$t_{\text{KL1}}$	<68>	140		ns
SI4 setup time (to $\overline{\text{SCK4}}\uparrow$ )	$t_{\text{SIK1}}$	<69>	50		ns
SI4 hold time (from $\overline{\text{SCK4}}\uparrow$ )	$t_{\text{KSI1}}$	<70>	50		ns
Delay time from $\overline{\text{SCK4}}\downarrow$ to SO4 output	$t_{\text{KSO1}}$	<71>		60	ns

(2) Slave Mode ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = AV_{DD} = BV_{DD} = 2.7$  to  $3.6$  V,  $V_{SS} = AV_{SS} = BV_{SS} = 0$  V)


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{SCK4}}$ cycle time	$t_{\text{KCY2}}$	<66>	400		ns
$\overline{\text{SCK4}}$ high-level width	$t_{\text{KH2}}$	<67>	140		ns
$\overline{\text{SCK4}}$ low-level width	$t_{\text{KL2}}$	<68>	140		ns
SI4 setup time (to $\overline{\text{SCK4}}\uparrow$ )	$t_{\text{SIK2}}$	<69>	50		ns
SI4 hold time (from $\overline{\text{SCK4}}\uparrow$ )	$t_{\text{KSI2}}$	<70>	50		ns
Delay time from $\overline{\text{SCK4}}\downarrow$ to SO4 output	$t_{\text{KSO2}}$	<71>		60	ns



UART Timing ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = AV_{DD} = BV_{DD} = 2.7$  to  $3.6$  V,  $V_{SS} = AV_{SS} = BV_{SS} = 0$  V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
ASCKn cycle time	$t_{KY13}$	<72>	200		ns
ASCKn high-level width	$t_{KH13}$	<73>	80		ns
ASCKn low-level width	$t_{KL13}$	<74>	80		ns

Remark n = 0, 1



I<sup>2</sup>C Bus Mode (Only for μPD70F3040Y)


(T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = AV<sub>DD</sub> = BV<sub>DD</sub> = 2.7 to 3.6 V, V<sub>SS</sub> = AV<sub>SS</sub> = BV<sub>SS</sub> = 0 V)

Parameter		Symbol		Standard Mode		High-Speed Mode		Unit
				MIN.	MAX.	MIN.	MAX.	
SCLn clock frequency		f <sub>CLK</sub>		0	100	0	400	kHz
Bus free time (between stop/start conditions)		t <sub>BUF</sub>	<75>	4.7	–	1.3	–	μs
Hold time <sup>Note 1</sup>		t <sub>HD : STA</sub>	<76>	4.0	–	0.6	–	μs
SCLn clock low-level width		t <sub>LOW</sub>	<77>	4.7	–	1.3	–	μs
SCLn clock high-level width		t <sub>HIGH</sub>	<78>	4.0	–	0.6	–	μs
Setup time of start/restart conditions		t <sub>SU : STA</sub>	<79>	4.7	–	0.6	–	μs
Data hold time	CBUS-compatible master	t <sub>HD : DAT</sub>	<80>	5.0	–	–	–	μs
	I <sup>2</sup> C mode			0 <sup>Note 2</sup>	–	0 <sup>Note 2</sup>	0.9 <sup>Note 3</sup>	μs
Data setup time		t <sub>SU : DAT</sub>	<81>	250	–	100 <sup>Note 4</sup>	–	ns
Rising time of SDAn and SCLn signals		t <sub>R</sub>	<82>	–	1000	20 + 0.1Cb <sup>Note 5</sup>	300	ns
Falling time of SDAn and SCLn signals		t <sub>F</sub>	<83>	–	300	20 + 0.1Cb <sup>Note 5</sup>	300	ns
Setup time of stop condition		t <sub>SU : STO</sub>	<84>	4.0	–	0.6	–	μs
Pulse width of spike suppressed by input filter		t <sub>SP</sub>	<85>	–	–	0	50	ns
Load capacitance of bus line		Cb		–	400	–	400	pF

- Notes**
- The first clock pulse in the start condition is generated after the hold time.
  - The system must internally provide at least 300-ns hold time for the SDAn signal (at V<sub>IHmin.</sub> of the SCLn signal) in order to fill the undefined period that appears at the SCLn falling edge.
  - If the system does not extend the low hold time (t<sub>LOW</sub>), it is required to satisfy only the maximum data hold time (t<sub>HD : DAT</sub>).
  - The high-speed I<sup>2</sup>C bus is available in the standard mode I<sup>2</sup>C bus system. In this case, following conditions should be satisfied.
    - When the system does not extend the low-state hold time of the SCLn signal  
t<sub>SU : DAT</sub> ≥ 250 ns
    - When the system extends the low-state hold time of the SCLn signal  
Before the SCLn line is released (t<sub>Rmax.</sub> + t<sub>SU : DAT</sub> = 1000 + 250 = 1250 ns: Standard mode I<sup>2</sup>C bus specification), send the next data bit to the SDAn line.
  - Cb: Total capacitance of one bus line (Unit: pF)

**Remark** n = 0, 1

I<sup>2</sup>C Bus Mode (μPD70F3040Y only)



A/D Converter (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = AV<sub>DD</sub> = AV<sub>REF</sub> = 2.7 to 3.6 V, AV<sub>SS</sub> = V<sub>SS</sub> = 0 V, Output Pin Load Capacitance: C<sub>L</sub> = 50 pF)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error <sup>Note 1</sup>					±0.8	%FSR
Conversion time	t <sub>CONV</sub>		5		100	μs
Zero-scale error <sup>Note 1</sup>					±0.4	%FSR
Full-scale error <sup>Note 1</sup>					±0.4	%FSR
Integral linearity error <sup>Note 2</sup>					±4.0	LSB
Differential linearity error <sup>Note 2</sup>					±4.0	LSB
Analog reference voltage	AV <sub>REF</sub>	AV <sub>REF</sub> = AV <sub>DD</sub>	2.7		3.6	V
Analog input voltage	V <sub>IAN</sub>		AV <sub>SS</sub>		AV <sub>REF</sub>	V
AV <sub>REF</sub> current	I <sub>REF</sub>			240	360	μA
Supply current	I <sub>DD</sub>			1	3	mA

- Notes**
1. Excluding quantization error (±0.05%FSR)
  2. Excluding quantization error (±0.5LSB)

**Remark** LSB: Least Significant Bit  
FSR: Full Scale Range

Flash Memory Programming Mode


Write/Erase Characteristics (T<sub>A</sub> = 10 to 40°C, V<sub>DD</sub> = 3.0 to 3.6 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Write current	I <sub>DDW</sub>	When V <sub>PP</sub> = V <sub>PP1</sub>	V <sub>DD</sub> pin			67	mA
	I <sub>PPW</sub>		V <sub>PP</sub> pin			100	mA
Erase current	I <sub>DDE</sub>	When V <sub>PP</sub> = V <sub>PP1</sub>	V <sub>DD</sub> pin			67	mA
	I <sub>PPE</sub>		V <sub>PP</sub> pin			200	mA
Unit erase time	t <sub>ER</sub>		0.2	0.2	0.2	s	
Total erase time	t <sub>ERT</sub>				20	s	
Rewrite count <sup>Note</sup>			20	20	20	times	
V <sub>PP</sub> supply voltage	V <sub>PP0</sub>	In normal operation mode	0		0.2V <sub>DD</sub>	V	
	V <sub>PP1</sub>	In flash memory programming mode	7.5	7.8	8.1	V	
Operation frequency			4		16	MHz	

**Note** Write/erase is regarded as 1 cycle.

3. PACKAGE DRAWING

176-PIN PLASTIC LQFP (FINE PITCH) (24x24)



**NOTE**  
 Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	26.0±0.2
B	24.0±0.2
C	24.0±0.2
D	26.0±0.2
F	1.25
G	1.25
H	0.22±0.05
I	0.08
J	0.5 (T.P.)
K	1.0±0.2
L	0.5
M	0.17 <sup>+0.03</sup> <sub>-0.07</sub>
N	0.08
P	1.4
Q	0.1±0.05
R	3° <sup>+4°</sup> <sub>-3°</sub>
S	1.5±0.1

S176GM-50-UEU

**4. RECOMMENDED SOLDERING CONDITIONS**

T.B.D.



[MEMO]

## NOTES FOR CMOS DEVICES

## ① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## ② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## ③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Purchase of NEC I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

**Related document**  $\mu$ PD703039, 703039Y, 703040, 703040Y, 703041, 703041Y Data Sheet (U13953E)

**Reference document** Electrical Characteristics for Microcomputer (IEI-601)<sup>Note</sup>

**Note** This document number is that of the Japanese version.

**The documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.**

**V850 Family and V850/SV1 are trademarks of NEC Corporation.**

## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

**NEC Electronics Inc. (U.S.)**

Santa Clara, California  
 Tel: 408-588-6000  
 800-366-9782  
 Fax: 408-588-6130  
 800-729-9288

**NEC Electronics (Germany) GmbH**

Duesseldorf, Germany  
 Tel: 0211-65 03 02  
 Fax: 0211-65 03 490

**NEC Electronics (UK) Ltd.**

Milton Keynes, UK  
 Tel: 01908-691-133  
 Fax: 01908-670-290

**NEC Electronics Italiana s.r.l.**

Milano, Italy  
 Tel: 02-66 75 41  
 Fax: 02-66 75 42 99

**NEC Electronics (Germany) GmbH**

Benelux Office  
 Eindhoven, The Netherlands  
 Tel: 040-2445845  
 Fax: 040-2444580

**NEC Electronics (France) S.A.**

Velizy-Villacoublay, France  
 Tel: 01-30-67 58 00  
 Fax: 01-30-67 58 99

**NEC Electronics (France) S.A.**

Spain Office  
 Madrid, Spain  
 Tel: 91-504-2787  
 Fax: 91-504-2860

**NEC Electronics (Germany) GmbH**

Scandinavia Office  
 Taebly, Sweden  
 Tel: 08-63 80 820  
 Fax: 08-63 80 388

**NEC Electronics Hong Kong Ltd.**

Hong Kong  
 Tel: 2886-9318  
 Fax: 2886-9022/9044

**NEC Electronics Hong Kong Ltd.**

Seoul Branch  
 Seoul, Korea  
 Tel: 02-528-0303  
 Fax: 02-528-4411

**NEC Electronics Singapore Pte. Ltd.**

United Square, Singapore 1130  
 Tel: 65-253-8311  
 Fax: 65-250-3583

**NEC Electronics Taiwan Ltd.**

Taipei, Taiwan  
 Tel: 02-2719-2377  
 Fax: 02-2719-5951

**NEC do Brasil S.A.**

Electron Devices Division  
 Rodovia Presidente Dutra, Km 214  
 07210-902-Guarulhos-SP Brasil  
 Tel: 55-11-6465-6810  
 Fax: 55-11-6465-6829

J99.1

- **The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production.**
  - No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
  - NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
  - Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
  - While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
  - NEC devices are classified into the following three quality grades:  
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
    - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
    - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
    - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
- The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.