

N-Channel 25-V (D-S) MOSFET

PRODUCT SUMMARY			
V_{DS} (V)	$R_{DS(on)}$ (Ω)	I_D (A) ^a	Q_g (Typ.)
25	0.0046 at $V_{GS} = 10$ V	40	13 nC
	0.0062 at $V_{GS} = 4.5$ V	40	



FEATURES

- Halogen-free
- TrenchFET[®] Power MOSFET
- 100 % R_g Tested
- 100 % UIS Tested


**RoHS
COMPLIANT**

APPLICATIONS

- Low-Side Switch
- Server, VRM



N-Channel MOSFET

Ordering Information: SiR436DP-T1-GE3 (Lead (Pb)-free and Halogen-free)

ABSOLUTE MAXIMUM RATINGS $T_A = 25$ °C, unless otherwise noted				
Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V_{DS}	25	V	
Gate-Source Voltage	V_{GS}	± 20		
Continuous Drain Current ($T_J = 150$ °C)	I_D	$T_C = 25$ °C	40 ^a	A
		$T_C = 70$ °C	40 ^a	
		$T_A = 25$ °C	25 ^{b, c}	
		$T_A = 70$ °C	20 ^{b, c}	
Pulsed Drain Current	I_{DM}	80		
Avalanche Current	I_{AS}	40	mJ	
Avalanche Energy				
Continuous Source-Drain Diode Current	I_S	$T_C = 25$ °C	40 ^a	A
		$T_A = 25$ °C	4.1 ^{b, c}	
Maximum Power Dissipation	P_D	$T_C = 25$ °C	50	W
		$T_C = 70$ °C	32	
		$T_A = 25$ °C	5 ^{b, c}	
		$T_A = 70$ °C	3.2 ^{b, c}	
Operating Junction and Storage Temperature Range	T_J, T_{stg}	- 55 to 150	°C	
Soldering Recommendations (Peak Temperature) ^{d, e}		260		

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^{b, f}	R_{thJA}	20	25	°C/W
Maximum Junction-to-Case (Drain)	R_{thJC}	2.0	2.5	

Notes:

 a. Based on $T_C = 25$ °C. Package limited.

b. Surface Mounted on 1" x 1" FR4 board.

 c. $t = 10$ s.

 d. See Solder Profile (<http://www.vishay.com/ppg?73257>). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.


f. Maximum under Steady State conditions is 70 °C/W.

SPECIFICATIONS $T_J = 25\text{ }^\circ\text{C}$, unless otherwise noted						
Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Static						
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0\text{ V}, I_D = 250\text{ }\mu\text{A}$	25			V
V_{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	$I_D = 250\text{ }\mu\text{A}$		24		mV/ $^\circ\text{C}$
$V_{GS(th)}$ Temperature Coefficient	$\Delta V_{GS(th)}/T_J$			- 5.5		
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\text{ }\mu\text{A}$	1		3	V
Gate-Source Leakage	I_{GSS}	$V_{DS} = 0\text{ V}, V_{GS} = \pm 20\text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 25\text{ V}, V_{GS} = 0\text{ V}$			1	μA
		$V_{DS} = 25\text{ V}, V_{GS} = 0\text{ V}, T_J = 55\text{ }^\circ\text{C}$			5	
On-State Drain Current ^a	$I_{D(on)}$	$V_{DS} \geq 5\text{ V}, V_{GS} = 10\text{ V}$	50			A
Drain-Source On-State Resistance ^a	$R_{DS(on)}$	$V_{GS} = 10\text{ V}, I_D = 20\text{ A}$		0.0038	0.0046	Ω
		$V_{GS} = 4.5\text{ V}, I_D = 18\text{ A}$		0.005	0.0062	
Forward Transconductance ^a	g_{fs}	$V_{DS} = 15\text{ V}, I_D = 20\text{ A}$		60		S
Dynamic^b						
Input Capacitance	C_{iss}	$V_{DS} = 15\text{ V}, V_{GS} = 0\text{ V}, f = 1\text{ MHz}$		1715		pF
Output Capacitance	C_{oss}			425		
Reverse Transfer Capacitance	C_{rss}			170		
Total Gate Charge	Q_g	$V_{DS} = 12.5\text{ V}, V_{GS} = 10\text{ V}, I_D = 20\text{ A}$		31	47	nC
				13	20	
Gate-Source Charge	Q_{gs}	$V_{DS} = 12.5\text{ V}, V_{GS} = 4.5\text{ V}, I_D = 20\text{ A}$		4.5		
Gate-Drain Charge	Q_{gd}			3.9		
Gate Resistance	R_g	$f = 1\text{ MHz}$		1.0	2.0	Ω
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 12.5\text{ V}, R_L = 12.5\text{ }\Omega$ $I_D \cong 1.0\text{ A}, V_{GEN} = 4.5\text{ V}, R_g = 1\text{ }\Omega$		22	40	ns
Rise Time	t_r			11	25	
Turn-Off Delay Time	$t_{d(off)}$			32	50	
Fall Time	t_f			8	25	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 12.5\text{ V}, R_L = 12.5\text{ }\Omega$ $I_D \cong 1.0\text{ A}, V_{GEN} = 10\text{ V}, R_g = 1\text{ }\Omega$		13	25	
Rise Time	t_r			8	15	
Turn-Off Delay Time	$t_{d(off)}$			30	40	
Fall Time	t_f			9	15	
Drain-Source Body Diode Characteristics						
Continuous Source-Drain Diode Current	I_S	$T_C = 25\text{ }^\circ\text{C}$			40	A
Pulse Diode Forward Current	I_{SM}				80	
Body Diode Voltage	V_{SD}	$I_S = 4.1\text{ A}, V_{GS} = 0\text{ V}$		0.75	1.2	V
Body Diode Reverse Recovery Time	t_{rr}	$I_F = 4.1\text{ A}, dI/dt = 100\text{ A}/\mu\text{s}, T_J = 25\text{ }^\circ\text{C}$		28	56	ns
Body Diode Reverse Recovery Charge	Q_{rr}			20	40	nC
Reverse Recovery Fall Time	t_a			15		ns
Reverse Recovery Rise Time	t_b			13		


Notes:

- a. Pulse test; pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$.
b. Guaranteed by design, not subject to production testing.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



V_{DS} - Drain-to-Source Voltage (V)
Output Characteristics




V_{GS} - Gate-to-Source Voltage (V)
Transfer Characteristics




On-Resistance vs. Drain Current and Gate Voltage



V_{DS} - Drain-to-Source Voltage (V)
Capacitance




Q_g - Total Gate Charge (nC)
Gate Charge




On-Resistance vs. Junction Temperature


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage






Single Pulse Power (Junction-to-Ambient)



* $V_{GS} >$ minimum V_{GS} at which $R_{DS(on)}$ is specified


Safe Operating Area, Junction-to-Ambient

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




* The power dissipation P_D is based on $T_{J(max)} = 150\text{ °C}$, using junction-to-case thermal resistance, and is more useful in settling the upper power dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case



Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.