



DESCRIPTION

The HY62V8100A is a high-speed, low power and 131,072 x 8-bits CMOS static RAM fabricated using Hyundai's high performance twin tub CMOS process technology. The HY62V8100A has a data retention mode that guarantees data to remain valid at a minimum power supply voltage of 2.0 volt. Using CMOS technology, supply voltages from 2.0 to 5.5 volt have little effect on supply current in data retention mode. The HY62V8100A is suitable for use in low voltage(2.7V - 5.5V) operation and battery back-up applications.


FEATURES

- Extended operating voltage : 2.7V - 5.5V
- High speed
 - 55/70/85/100ns at 5V
 - 100/120/150/200ns at 3V
- Low power consumption
 - Operating : 25 mW (typ.) at 5V
 - : 9 mW (typ.) at 3V
 - Standby (CMOS) : 5 μ W (typ.) at 5V
 - : 1.5 μ W (typ.) at 3V
- Battery backup
 - 2.0V (min.) data retention
- Fully static operation
 - No clock or refresh required
- TTL compatible inputs and outputs
- Tri-state output
- Standard pin configuration
 - 32 pin 600 mil PDIP
 - 32 pin 525 mil SOP
 - 32 pin 8x20 mm TSOP-I

PIN CONNECTION



BLOCK DIAGRAM



PIN DESCRIPTION

Pin Name	Pin Function
CS1	Chip Select 1
CS2	Chip Select 2
WE	Write Enable
OE	Output Enable
A0-A16	Address Inputs
I/O1-I/O8	Data Input/Output
Vcc	Power(+5V)
Vss	Ground

This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any responsibility for use of circuits described. No patent licences are implied.

1DD04-11-MAY95

4675088 0006162 203

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

SYMBOL	PARAMETER	RATING	UNIT
VCC, VIN, VOUT	Power Supply, Input/Output Voltage	-0.5 to VCC + 0.5	V
TA	Operating Temperature	0 to 70	°C
TBIAS	Temperature Under Bias	-10 to 125	°C
TSTG	Storage Temperature	-65 to 150	°C
PD	Power Dissipation	1.0	W
IOUT	Data Output Current	50	mA
TSOLDER	Lead Soldering Temperature & Time	260 • 10	°C • sec

Note:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(TA= 0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VCC	Power Supply Voltage	2.7	3.0	5.5	V
VIH	Input High Voltage	2.2	-	VCC+0.5	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	-	0.4	V

Note:

- VIL = -3.0V for pulse width less than 50ns.

TRUTH TABLE

MODE	I/O OPERATION	CS1	CS2	WE	OE
Standby	High-Z	H	X	X	X
	High-Z	X	L	X	X
Output Disabled	High-Z	L	H	H	H
Read	Data Out	L	H	H	L
Write	Data in	L	H	L	X

Note:

- H=VIH, L=VIL, X=Don't Care

■ 4675088 0006163 14T ■

DC CHARACTERISTICS

(TA = 0°C to 70°C, unless otherwise specified.)

SYMBOL	PARAMETER	TEST CONDITIONS	VOLTAGE	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Leakage Current	$V_{SS} \leq V_{IN} \leq V_{CC}$		-1	-	1	μA
I _{LO}	Output Leakage Current	$V_{SS} \leq V_{OUT} \leq V_{CC}$, $\overline{CS1} = V_{IH}$ or $CS2 = V_{IL}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$		-1	-	1	μA
I _{CC}	Operating Power Supply Current	$\overline{CS1} = V_{IL}$, $CS2 = V_{IH}$, $V_{IN} = V_{IH}$ or V_{IL} , $I_{IO} = 0mA$	5V	-	5	10	mA
			3V	-	3	5	mA
I _{CC1}	Average Operating Current	$\overline{CS1} = V_{IL}$, $CS2 = V_{IH}$ Min. Duty Cycle=100%, $I_{IO} = 0mA$	5V	-	40	70	mA
			3V	-	20	30	mA
I _{SB}	TTL Standby Current (TTL Inputs)	$\overline{CS1} = V_{IH}$ or $CS2 = V_{IL}$	5V	-	1	2	mA
			3V	-	-	0.5	mA
I _{SB1}	CMOS Standby Current (CMOS Inputs)	$\overline{CS1} \geq V_{CC} - 0.2V$, $CS2 \leq 0.2V$ or $CS2 \geq V_{CC} - 0.2V$	5V	-	2	100	μA
			3V	-	0.5	100	μA
V _{OL}	Output Low Voltage	$I_{OL} = 2.1mA$		-	-	0.4	V
V _{OH}	Output High Voltage	$I_{OH} = -1.0mA$	5V	2.4	-	-	V
			3V	2.2	-	-	V

Note:

1. Typical values are at V_{CC}=5.0V, T_A=25°C

4675088 0006164 086

AC CHARACTERISTICS

(TA=0°C to 70°C, VCC=5V ±10%, unless otherwise noted.)

#	SYMBOL	PARAMETER	-55		-70		-85		-10		UNIT
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
READ CYCLE											
1	tRC	Read Cycle Time	55	-	70	-	85	-	100	-	ns
2	tAA	Address Access Time	-	55	-	70	-	85	-	100	ns
3	tACS	Chip Select Access Time	-	55	-	70	-	85	-	100	ns
4	tOE	Output Enable to Output Valid	-	25	-	35	-	45	-	50	ns
5	tCLZ	Chip Select to Low -Z Output	10	-	10	-	10	-	10	-	ns
6	tOLZ	Output Enable to Low-Z Output	5	-	5	-	5	-	5	-	ns
7	tCHZ	Chip Disable to High -Z Output	0	20	0	25	0	30	0	30	ns
8	tOHZ	Output Disable to High -Z Output	0	20	0	25	0	30	0	30	ns
9	tOH	Output Hold from Address Change	10	-	10	-	10	-	10	-	ns
WRITE CYCLE											
10	tWC	Write Cycle Time	55	-	70	-	85	-	100	-	ns
11	tCW	Chip Select to End of Write	45	-	60	-	70	-	80	-	ns
12	tAW	Address Valid to End of Write	45	-	60	-	70	-	80	-	ns
13	tAS	Address Set-up Time	0	-	0	-	0	-	0	-	ns
14	tWP	Write Pulse Width	40	-	50	-	55	-	60	-	ns
15	tWR	Write Recovery Time	0	-	0	-	0	-	0	-	ns
16	tWHZ	Write to High-Z Output	0	20	0	25	0	30	0	30	ns
17	tdW	Data to Write Time Overlap	25	-	30	-	35	-	40	-	ns
18	tdH	Data Hold from Write Time	0	-	0	-	0	-	0	-	ns
19	tOW	Output Active from End of Write	5	-	5	-	5	-	5	-	ns

AC CHARACTERISTICS

(TA=0°C to 70°C, Vcc=3V ±10%, unless otherwise noted.)

#	SYMBOL	PARAMETER	-10		-12		-15		-20		UNIT
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
READ CYCLE											
1	tRC	Read Cycle Time	100	-	120	-	150	-	200	-	ns
2	tAA	Address Access Time	-	100	-	120	-	150	-	200	ns
3	tACS	Chip Select Access Time	-	100	-	120	-	150	-	200	ns
4	tOE	Output Enable to Output Valid	-	50	-	60	-	75	-	100	ns
5	tCLZ	Chip Select to Low -Z Output	20	-	20	-	20	-	20	-	ns
6	tOLZ	Output Enable to Low-Z Output	10	-	10	-	10	-	10	-	ns
7	tCHZ	Chip Disable to High -Z Output	0	30	0	40	0	50	0	70	ns
8	tOHZ	Output Disable to High -Z Output	0	30	0	40	0	50	0	70	ns
9	tOH	Output Hold from Address Change	20	-	20	-	20	-	20	-	ns
WRITE CYCLE											
10	tWC	Write Cycle Time	100	-	120	-	150	-	200	-	ns
11	tCW	Chip Select to End of Write	80	-	100	-	120	-	150	-	ns
12	tAW	Address Valid to End of Write	80	-	100	-	120	-	150	-	ns
13	tAS	Address Set-up Time	0	-	0	-	0	-	0	-	ns
14	tWP	Write Pluse Width	75	-	85	-	100	-	140	-	ns
15	tWR	Write Recovery Time	0	-	0	-	0	-	0	-	ns
16	tWHZ	Write to High-Z Output	0	35	0	40	0	50	0	60	ns
17	tdw	Data to Write Time Overlap	45	-	50	-	60	-	80	-	ns
18	tdH	Data Hold from Write Time	0	-	0	-	0	-	0	-	ns
19	tOW	Output Active from End of Write	10	-	10	-	10	-	10	-	ns


■ 4675088 0006166 959 ■

AC TEST CONDITIONS

(TA=0°C to 70°C, unless otherwise specified.)

PARAMETER	VOLTAGE	VALUE
Input Pulse Level	5V	0.8V to 2.4V
	3V	0.4V to 2.2V
Input Rise and Fall Time		5ns
Input and Output Timing Reference levels		1.5V
Output Load		CL=100pF + 1TTL Load

AC TEST LOADS



Note:
1. Including jig and scope capacitance.

CAPACITANCE

(TA=25°C, f= 1MHz)


SYMBOL	PARAMETER	CONDITION	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =0V	6	pF
C _{IO}	Input/Output Capacitance	V _{IO} =0V	8	pF

Note:
1. This parameter is sampled and not 100% tested.

4675088 0006167 895

TIMING DIAGRAM


READ CYCLE 1



Note (READ CYCLE):

1. t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, t_{CHZ} max. is less than t_{CLZ} min. both for a given device and from device to device.
3. \overline{WE} is high for read cycle.

READ CYCLE 2




Note(READ CYCLE):


1. \overline{WE} is high for read cycle.
2. Device is continuously selected $\overline{CS1}=V_{IL}$, $CS2=V_{IH}$.
3. $\overline{OE}=V_{IL}$.

4675088 0006168 721


WRITE CYCLE 1 (\overline{WE} Controlled)



WRITE CYCLE 2 ($\overline{CS1}$ Controlled)



WRITE CYCLE 3 (CS2 Controlled)



Note (WRITE CYCLE):

1. A write occurs during the overlap of a low $\overline{CS1}$ and high $CS2$ and a low \overline{WE} . A write begins at the latest transition among $\overline{CS1}$ going low, $CS2$ going high and \overline{WE} going low: A write ends at the earliest transition among $\overline{CS1}$ going high, $CS2$ low and \overline{WE} going high. t_{WC} is measured from the beginning of write to the end of write.
2. t_{WC} is measured from the later of $\overline{CS1}$ going low or $CS2$ going high to end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR1} applied in case a write ends as $\overline{CS1}$, or \overline{WE} going high, t_{WR2} applied in case a write ends at $CS2$ going low.
5. If \overline{OE} , $CS2$ and \overline{WE} are in the read mode during this period, the I/O pins are in the output low-Z state, inputs of opposite phase of the output must not be applied because bus contention can occur.
6. If $\overline{CS1}$ goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain in high impedance state.
7. $DOUT$ is the read data of the new address.
8. When $\overline{CS1}$ is low and $CS2$ is high, I/O pins are in the output state. The input signals in the opposite phase leading to the outputs should not be applied.

4675088 0006170 38T

DATA RETENTION CHARACTERISTICS


(TA=0°C to 70°C)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
VDR	VCC for Data Retention	$\overline{CS1} \geq V_{CC}-0.2V$, $CS2 \leq 0.2V$ or $\geq V_{CC}-0.2V$, $V_{SS} \leq V_{IN} \leq V_{CC}$	2.0	-	-	V
ICCDR	Data Retention Current	$V_{CC} = 3.0V$, $\overline{CS1} \geq V_{CC}-0.2V$, $CS2 \leq 0.2V$ or $\geq V_{CC}-0.2V$, $V_{SS} \leq V_{IN} \leq V_{CC}$	-	0.5	5	μA
tCDR	Chip Disable to Data Retention Time	See Data Retention Timing Diagram	0	-	-	ns
tR	Operating Recovery Time		tRC ⁽²⁾	-	-	ns


Notes :

1. Typical values are at the condition of TA=25°C.
2. tRC is read cycle time.

DATA RETENTION TIMING DIAGRAM 1




DATA RETENTION TIMING DIAGRAM 2




PACKAGE INFORMATION

600 mil 32 pin Plastic Dual In Line Package (P)




525mil 32 pin Small Outline Package (G)



4675088 0006172 152


32 pin Thin Small Outline Package 8 x 20 mm Standard (T1)

UNIT : INCH(mm)



32 pin Thin Small Outline Package 8 x 20 mm Reversed (R1)

UNIT : INCH(mm)



ORDERING INFORMATION

PART NO.	SPEED	POWER	PACKAGE
HY62V8100ALP	100/120/150/200	2.7V - 5.5V	PDIP
HY62V8100ALG	100/120/150/200	2.7V - 5.5V	SOP
HY62V8100ALT1	100/120/150/200	2.7V - 5.5V	TSOP-I Standard
HY62V8100ALR1	100/120/150/200	2.7V - 5.5V	TSOP-I Reversed