



N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR IN ISOTOP PACKAGE

TYPE	V _{DSS}	R _{D(on)}	I _D
STE16N100	1000 V	< 0.7 Ω	16 A

- HIGH CURRENT POWER MODULE
- AVALANCHE RUGGED TECHNOLOGY (SEE STH6N100 FOR RATING)
- VERY LARGE SOA - LARGE PEAK POWER CAPABILITY
- EASY TO MOUNT
- SAME CURRENT CAPABILITY FOR THE TWO SOURCE TERMINALS
- EXTREMELY LOW R_{th} JUNCTION TO CASE
- VERY LOW DRAIN TO CASE CAPACITANCE
- VERY LOW INTERNAL PARASITIC INDUCTANCE (TYPICALLY < 5 nH)
- ISOLATED PACKAGE UL RECOGNIZED (FILE No E81743)

INDUSTRIAL APPLICATIONS:

- SMPS & UPS
- MOTOR CONTROL
- WELDING EQUIPMENT
- OUTPUT STAGE FOR PWM, ULTRASONIC CIRCUITS

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V _{DS}	Drain-Source Voltage (V _{GS} = 0)	1000	V
V _{DGR}	Drain-Gate Voltage (R _{GS} = 20 kΩ)	1000	V
V _{GS}	Gate-Source Voltage	± 20	V
I _D	Drain Current (continuous) at T _c = 25 °C	16	A
I _D	Drain Current (continuous) at T _c = 100 °C	10	A
I _{DM(*)}	Drain Current (pulsed)	64	A
P _{tot}	Total Dissipation at T _c = 25 °C	400	W
	Derating Factor	3.2	W/°C
T _{stg}	Storage Temperature	-55 to 150	°C
T _j	Max. Operating Junction Temperature	150	°C
V _{ISO}	Insulation Withstand Voltage (AC-RMS)	2500	V

(*) Pulse width limited by safe operating area

www.DataSheet4U.com

www.DataSheet4U.com

THERMAL DATA

R _{thj-case}	Thermal Resistance Junction-case	Max	0.31	°C/W
R _{thc-h}	Thermal Resistance Case-heatsink With Conductive Grease Applied	Max	0.05	°C/W

ELECTRICAL CHARACTERISTICS (T_{case} = 25 °C unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	I _D = 1 mA V _{GS} = 0 V	1000			V
I _{DS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V _{DS} = Max Rating V _{DS} = Max Rating × 0.8 T _c = 125 °C			300 1.5	μA mA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ± 20 V			± 300	nA

ON (*)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{G(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} I _D = 1 mA	2		4	V
R _{D(on)}	Static Drain-source On Resistance	V _{GS} = 10 V I _D = 9 A			0.7	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g _{fs} (*)	Forward Transconductance	V _{DS} = 15 V I _D = 9 A	8			S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V _{DS} = 25 V f = 1 MHz V _{GS} = 0 V			7 850 250	PF pF pF

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
t _{d(on)} t _r	Turn-on Time Rise Time	V _{DD} = 500 V I _D = 9 A R _G = 4.7 Ω V _{GS} = 10 V (see test circuit, figure 1)		65 78		ns ns
(d/i/dt) _{on}	Turn-on Current Slope	V _{DD} = 800 V I _D = 16 A R _G = 4.7 Ω V _{GS} = 10 V (see test circuit, figure 3)		570		A/μs
Q _g	Total Gate Charge	V _{DD} = 800 V I _D = 16 A V _{GS} = 10 V		375		nC

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{r(Voff)}$	Off-voltage Rise Time	$V_{DD} = 800 \text{ V}$ $I_D = 16 \text{ A}$		75	95	ns
t_f	Fall Time	$R_G = 4.7 \Omega$ $V_{GS} = 10 \text{ V}$		20	28	ns
t_c	Cross-over Time	(see test circuit, figure 3)		112	144	ns


SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain Current			16		A
$I_{SDM}(\bullet)$	Source-drain Current (pulsed)			64		A
$V_{SD} (\ast)$	Forward On Voltage	$I_{SD} = 16 \text{ A}$ $V_{GS} = 0$			2.5	V
t_{rr}	Reverse Recovery Time	$I_{SD} = 16 \text{ A}$ $dI/dt = 100 \text{ A}/\mu\text{s}$		1250		ns
Q_{rr}	Reverse Recovery Charge	$V_{DD} = 100 \text{ V}$ $T_j = 150^\circ\text{C}$ (see test circuit, figure 3)		37		μC
I_{RRM}	Reverse Recovery Current			59		A


(*) Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %

(*♦) Pulse width limited by safe operating area


Safe Operating Area




Thermal Impedance




Derating Curve




Output Characteristics




Transfer Characteristics




Transconductance




Static Drain-source On Resistance




Gate Charge vs Gate-source Voltage




Capacitance Variations




Normalized Gate Threshold Voltage vs Temperature




Normalized Breakdown Voltage vs Temperature




Normalized On Resistance vs Temperature



Turn-on Current Slope



Turn-off Drain-source Voltage Slope



Cross-over Time




Fig. 1: Switching Times Test Circuits For Resistive Load

Source-drain Diode Forward Characteristics




Fig. 2: Gate Charge Test Circuit




Fig. 3: Test Circuit For Inductive Load Switching And Diode Recovery Times

