


## INTRODUCTION

The S5T8554B consists of on-chip PCM encoders, decoders (PCM CODECs) and PCM line filter. This device provides all the functions required to interface a full-duplex voice telephone circuit, digital answering phone. This device is designed to perform the transmit encoding and receive decoding as well as the transmit and receive filtering function in PCM system. Also it is intended to be used at the analog termination of a PCM line / trunk. This device provides the Band pass filtering of the analog signals prior to encoding and after decoding. This combination device performs the encoding and decoding of voice and call progress tones as well as the signaling and supervision information.


## FEATURES

- Complete CODEC and filtering system
- Encoding / Decoding : 8 bits  $\mu$ -law PCM
- On-chip auto zero, sample and hold, and precision voltage references
- Low power dissipation : 60mW ( operating )  
3mW ( standby )
- $\pm 5V$  operation
- TTL or CMOS compatible
- Automatic power down

16-DIP-300




16-SOP-BD300




## ORDERING INFORMATION

Device	Package	Operating Temperature
S5T8554B03-D0B0	16-DIP-300	0°C to + 70°C
S5T8554B03-S0B0	16-SOP-BD300	

## PIN CONFIGURATION



BLOCK DIAGRAM



## PIN DESCRIPTION

Pin No	Symbol	Description
1	V <sub>BB</sub>	V <sub>BB</sub> = -5V ± 5%
2	G <sub>NDA</sub>	Analog ground
3	V <sub>FRO</sub>	Analog output of the receiver filter
4	V <sub>CC</sub>	V <sub>CC</sub> = + 5V ± 5%
5	F <sub>SR</sub>	Receive frame sync pulse. 8kHz pulse train.
6	D <sub>R</sub>	PCM data input
7	BCLK <sub>R</sub> / CLKSEL	Logic input which selects either 1.536MHz/1.544MHz or 2.048MHz for master clock in normal operation and BCLK <sub>x</sub> is used for both TX and RX directions. Alternately direct clock input available, vary from 64kHz to 2.048MHz.
8	MCLK <sub>R</sub> / PDN	When MCLK <sub>R</sub> is connected continuously high, the device goes powered down . Normally connected continuously low, MCLK <sub>x</sub> is selected for all DAC timing. Alternately direct 1.536MHz/1.544MHz or 2.048MHz clock input is available.
9	MCLK <sub>Xn</sub>	1.536MHz/1.544MHz or 2.048MHz clock input is available
10	BCLK <sub>X</sub>	May be vary from 64kHz 2.048MHz, but BCLK <sub>x</sub> is externally tied with MCLK <sub>x</sub> in normal operation.
11	D <sub>X</sub>	PCM data output.
12	F <sub>SX</sub>	TX frame sync pulse. 8kHz pulse train.
13	T <sub>SX</sub>	Changed from high to low during the encoder timeslot. Open drain output.
14	G <sub>SX</sub>	Analog output of the TX input amplifier. Used to set gain through external resistor between pin 14 to pin 15.
15	V <sub>F<sub>X</sub>I-</sub>	Inverting input stage of the TX analog signal.
16	V <sub>F<sub>X</sub>I+</sub>	Non-inverting input stage of the TX analog signal.e

## ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Value	Unit
Positive Supply Voltage	V <sub>CC</sub>	+7	V
Negative Supply Voltage	V <sub>BB</sub>	-7	V
Voltage at any Analog Input or Output	V <sub>I(A)</sub>	V <sub>CC</sub> + 0.3 to V <sub>BB</sub> - 0.3	V
Voltage at any Digital Input or Output	V <sub>I(D)</sub>	V <sub>CC</sub> + 0.3 to G <sub>NDA</sub> - 0.3	V
Operating Temperature Range	T <sub>a</sub>	0 to +70	°C
Storage Temperature Range	T <sub>STG</sub>	-65 to +150	°C
Lead Temperature Range ( soldering, 10 sec )	T <sub>LEAD</sub>	300	°C

## ELECTRICAL CHARACTERISTICS

(Unless otherwise specified : Ta = 0°C to 70°C , Vcc = 5V ± 5%, VBB = -5V ± 5%, GND<sub>A</sub> = 0V )

Characteristic	System	Test Conditions	Min.	Typ.	Max.	Unit
<b>Power Dissipation</b>						
Power down Current	I <sub>CC (down)</sub>	No Load	-	0.5	3.0	mA
Power down Current	I <sub>BB (down)</sub>	No Load	-	0.05	1.0	mA
Active Current	I <sub>CC (A)</sub>	No Load	-	6.0	10	mA
Active Current	I <sub>BB (A)</sub>	No Load	-	6.0	10	mA
<b>Digital Interface</b>						
Input Low Voltage	V <sub>IL</sub>	-	-	-	0.6	V
Input High Voltage	V <sub>IH</sub>	-	2.2	-	-	V
Input Low Current	I <sub>IL</sub>	GND <sub>A</sub> < V <sub>IN</sub> < V <sub>IL</sub> , all digital input	-15	-	15	μA
Input High Current	I <sub>IH</sub>	V <sub>IH</sub> < V <sub>IN</sub> < V <sub>CC</sub>	-15	-	15	μA
Output Low Voltage	V <sub>OL</sub>	D <sub>X</sub> , I <sub>L</sub> = 3.2 mA S <sub>IGR</sub> , I <sub>L</sub> = 1.0 mA /T <sub>SX</sub> , I <sub>L</sub> = 3.2 mA , open drain	-	-	0.4 0.4 0.4	V V V
Output High Voltage	V <sub>OH</sub>	D <sub>X</sub> , I <sub>H</sub> = -3.2mA S <sub>IGR</sub> , I <sub>H</sub> = -1.0mA	2.4 2.4	-	-	V V
Output Current in High impedance state ( Tri - state )	I <sub>OH (HZ)</sub>	D <sub>X</sub> , GND <sub>A</sub> < V <sub>O</sub> < V <sub>CC</sub> 8	-15	-	15	μA
<b>Analog Interface with Receiver Filter</b>						
Output Resistance	R <sub>O</sub>	pin V <sub>FR0</sub>	-	1	3	Ω
Load Resistance	R <sub>L</sub>	V <sub>FR0</sub> = ± 2.5V	600	-	-	Ω
Load Capacitance	C <sub>L</sub>	-	-	-	500	pF
Output Capacitance	C <sub>L</sub>	-	-200	-	200	mV
<b>Analog Interface with Transmit input Amp</b>						
Input Leakage Current	I <sub>LKG</sub>	-2.5V < V < +2.5V, V <sub>FxI+</sub> or V <sub>FxI-</sub>	-200	-	200	nA
Input Resistance	R <sub>I</sub>	-2.5V < V < +2.5V, V <sub>FxI+</sub> or V <sub>FxI-</sub>	10	-	-	MΩ
Output Resistance	R <sub>O</sub>	closed loop , unity gain	-	1	3	Ω
Load Resistance	R <sub>L</sub>	GS <sub>X</sub>	10	-	-	kΩ
Load Capacitance	C <sub>L</sub>	GS <sub>X</sub>	-	-	50	pF
Output Dynamic Range	V <sub>OD(TX)</sub>	GS <sub>X</sub> , R <sub>L</sub> < 10kΩ	± 2.8	-	-	V
Voltage Gain	G <sub>V</sub>	V <sub>FxI+</sub> to GS <sub>X</sub>	5000	-	-	V/V
Unity Gain bandwidth	B <sub>W</sub>	-	1	2	-	MHz
Offset Voltage	V <sub>IO(TX)</sub>	-	-20	-	20	mV
Common - mode Voltage	V <sub>CM(TX)</sub>	CMRR <sub>XA</sub> > 60dB	-2.5	-	2.5	V
Common mode rejection ratio	CMRR	DC test	55	-	-	dB
Power supply rejection ratio	PSRR	DC test	55	-	-	dB

**TIMING CHARACTERISTICS**(Unless otherwise specified : Ta = 0°C to 70°C, Vcc = 5V ± 5%, VBB = -5V ± 5%, GND<sub>A</sub> = 0V )

Characteristic	System	Test Conditions	Min.	Typ.	Max.	Unit
Frequency of Master Clock	f <sub>MCK</sub>	Depends on the device used and the BCLK <sub>R</sub> /CLKSEL pin. MCLK <sub>X</sub> and MCLK	-	1.536	-	MHz
			-	1.544	-	
			-	2.048	-	
Rise time of Bit Clock	t <sub>r(BCK)</sub>	t <sub>PB</sub> = 488ns	-	-	50	nS
Fall Time of Bit Clock	t <sub>f(BCK)</sub>	t <sub>PB</sub> = 488ns	-	-	50	nS
Hold Time for Bit Clock low to Frame sync	t <sub>H(LFS)</sub>	Long Frame only	0	-	-	nS
Hold Time for Bit Clock High to Frame sync	t <sub>H(HFS)</sub>	Short Frame only	0	-	-	nS
Set-up Time from Frame sync to Bit Clock low	t <sub>SU(FBCL)</sub>	Long Frame only	80	-	-	nS
Delay time from BCLK <sub>X</sub> High to data valid	t <sub>D(HDV)</sub>	Load = 150pF + 2 LSTTL loads	0	-	180	nS
Delay time to /TS <sub>X</sub> low	t <sub>D(/TSXL)</sub>	Load = 150pF + 2 LSTTL loads	-	-	140	nS
Delay time from BCLK <sub>X</sub> low to data output disable	t <sub>D(LDD)</sub>		50	-	165	nS
Delay Time to valid data from FS <sub>X</sub> or BCLK <sub>X</sub>	t <sub>D(VD)</sub>	CL = 0 pF to 150 pF Whichever comes later.	20	-	165	nS
Set-up Time from DR valid to BCLK <sub>X/R</sub> low	t <sub>SU(DRBL)</sub>	-	50	-	-	nS
Hold time from BCLK <sub>X/R</sub> low to DR invalid	t <sub>H(BLDR)</sub>	-	50	-	-	nS
Set-up time from FS <sub>X/R</sub> to BCLK <sub>X/R</sub> low	t <sub>SU(FBLS)</sub>	Short Frame sync pulse (1 or 2 bit clock periods long) : note1	50	-	-	nS
Width of master clock High	t <sub>W(MCKH)</sub>	MCLK <sub>X</sub> and MCLK <sub>R</sub>	160	-	-	nS
Width of master clock Low	t <sub>W(MCKL)</sub>	MCLK <sub>X</sub> and MCLK <sub>R</sub>	160	-	-	nS
Rise Time of Master clock	t <sub>r(MCK)</sub>	MCLK <sub>X</sub> and MCLK <sub>R</sub>	-	-	50	nS
Fall Time of Master clock	t <sub>f(MCK)</sub>	MCLK <sub>X</sub> and MCLK <sub>R</sub>	-	-	50	nS
Set-up time from BCLK <sub>X</sub> High (FS <sub>X</sub> in Long Frame Sync mode ) to MCLK <sub>X</sub> falling edge	t <sub>SU(BHMF)</sub>	1 <sup>st</sup> bit clock after the leading edge of FS <sub>X</sub>	50	-	-	nS
Period of Bit Clock	t <sub>CK</sub>	-	485	488	15,725	nS
Width of Bit clock High	t <sub>W(BCKH)</sub>	V <sub>IH</sub> = 2.2V	160	-	-	nS
Width of Bit clock Low	t <sub>W(BCKL)</sub>	V <sub>IL</sub> = 0.6V	160	-	-	nS
Hold time from BCLK <sub>X/R</sub> low to FS <sub>X/R</sub> low	t <sub>H(BLFL)</sub>	Short Frame sync pulse (1 or 2 bit clock periods long) : note1	100	-	-	nS
Hold time from 3rd period of bit clock low to frame sync (FS <sub>X</sub> or FS <sub>R</sub> )	t <sub>H(3rd)</sub>	Long frame sync pulse (from 3 to 8 bit clock periods long)	100			nS
Minimum width of the frame sync pulse (Low Level)	t <sub>WFL</sub>	64k bits/s operating mode	160			nS

**NOTE:** For Short Frame Sync timing ,FS<sub>X</sub> and FS<sub>R</sub> must go high while their respective bit clocks has high level

TIMING DIAGRAM




Figure 1. Short Frame Sync Timing

TIMING DIAGRAM (Continued)




Figure 2. Long Frame Sync Timing

TRANSMISSION CHARACTERISTICS

(Unless otherwise specified:  $T_a = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $GND_A = 0V$ ,  $f = 1.02\text{kHz}$ ,  $V_{in} = 0\text{dBm}_0$ , transmit input amplifier connected for unity-gain, non-inverting)

Characteristic	System	Test Conditions	Min.	Typ.	Max.	Unit
<b>Amplitude Response</b>						
Receive Gain, Absolute	$G_{V(ARX)}$	$T_a = 25^\circ\text{C}$ , $V_{CC} = 5V$ , $V_{BB} = -5V$ Input = Digital code sequence for $0\text{dBm}_0$ signal at $1020\text{Hz}$	-1.5	-	1.5	dB
Receive Gain, Relative to $G_{V(RRX)}$	$G_{V(RRX)}$	$f = 0\text{Hz}$ to $3000\text{Hz}$ $f = 3300\text{Hz}$ $f = 3400\text{Hz}$	-0.6 -0.55 -1.5	-	0.5 0.5 1.5	dB
Absolute Receive Gain Variations with temperature	$\Delta G_{V(ARX)} / \Delta T$	$T_a = 0^\circ\text{C}$ to $70^\circ\text{C}$	-	-	$\pm 0.1$	dB

**TRANSMISSION CHARACTERISTICS (Continued)**

(Unless otherwise specified:  $T_a = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $G_{ND A} = 0V$ ,  $f = 1.02\text{kHz}$   
 $V_{in} = 0\text{dBm}_0$ , transmit input amplifier connected for unity-gain, non-inverting )

Characteristic	System	Test Conditions	Min.	Typ.	Max.	Unit
Receive Gain Variations with level	$\Delta G_{V(RXL)}$	Sinusoidal test method; reference input PCM code correspond to an ideally encoded $-10\text{dBm}_0$ signal PCM level = $-40\text{dBm}_0$ to $+3\text{dBm}_0$ PCM level = $-50\text{dBm}_0$ to $-40\text{dBm}_0$	-0.4 -0.8	-	0.4 0.8	dB
Receive output drive level		$R_L = 600\Omega$	-2.5	-	2.5	V
Absolute level	$V_{O(RX)}$ $V_{AL}$	Norminal $0\text{dBm}_0$ level is same as $4\text{-dBm}$ ( $600\Omega$ )	-	1.2276	-	V <sub>rms</sub>
Max overload level	$V_{OL(MAX)}$	Max overload level ( $3.17\text{dBm}_0$ )	-	2.501	-	V <sub>PK</sub>
Transmit gain, absolute	$G_{V(ATX)}$	$T_a = 25^\circ\text{C}$ , $V_{CC} = 5V$ , $V_{BB} = -5V$ Input at $GSx = 0\text{dBm}_0$ at $1020\text{Hz}$	-1.5	-	1.5	dB
Transmit gain, relative to $G_{V(ATX)}$	$G_{V(RTX)}$	$f = 16\text{Hz}$ $f = 50\text{Hz}$ $f = 60\text{Hz}$ $f = 200\text{Hz}$ $f = 300\text{Hz} - 3000\text{Hz}$ $f = 3300\text{Hz}$ $f = 3400\text{Hz}$ $f = 4000\text{Hz}$ $f = 4600\text{Hz}$ and above, measure response from $0\text{Hz}$ to $4\text{kHz}$	-2 -0.5 -0.55 -1.5	-	-35 -25 -21 -0.5 0.5 0.5 -0.5 -10 -25	dB
Absolute transmit gain variations with temperature	$\Delta G_{V(ATX)} / \Delta T$	$T_a = 0^\circ\text{C}$ to $70^\circ\text{C}$	-	-	$\pm 0.1$	dB
Transmit gain variations with level	$\Delta G_{V(TXL)}$	Sinusoidal test method ; Reference level = $-10\text{dBm}_0$ $V_{F_X} _+ = -40\text{dBm}_0$ to $+3\text{dB}_0$ $V_{F_X} _- = -50\text{dBm}_0$ to $-40\text{dB}_0$	-0.4 -0.8	-	0.4 0.8	dB
<b>Envelope Delay Distortion with Frequency</b>						
Receive Delay, Absolute	$t_{D(ARX)}$	$f = 1600\text{Hz}$	-	-	200	$\mu\text{s}$
Receive Delay, Relative to $t_{D(ARX)}$	$t_{D(RRX)}$	$f = 500\text{Hz} - 1000\text{Hz}$ $f = 1000\text{Hz} - 1600\text{Hz}$ $f = 1600\text{Hz} - 2600\text{Hz}$ $f = 2600\text{Hz} - 2800\text{Hz}$ $f = 2800\text{Hz} - 3000\text{Hz}$	-40 -30	-	90 125 175	$\mu\text{s}$
Transmit Delay, Absolute	$t_{D(ATX)}$	$f = 1600\text{Hz}$	-	-	315	$\mu\text{s}$

**TRANSMISSION CHARACTERISTICS (Continued)**

(Unless otherwise specified:  $T_a = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$ ,  $V_{BB} = -5\text{V} \pm 5\%$ ,  $G_{ND A} = 0\text{V}$ ,  $f = 1.02\text{kHz}$   
 $V_{in} = 0\text{dBm}_0$ , transmit input amplifier connected for unity-gain, non-inverting )

Characteristic	System	Test Conditions	Min.	Typ.	Max.	Unit
Transmit Delay, Relative to $t_{D(ATX)}$	$t_{D(RTX)}$	$f = 500\text{Hz} - 600\text{Hz}$	-	-	220	$\mu\text{s}$
		$f = 600\text{Hz} - 800\text{Hz}$			145	
		$f = 800\text{Hz} - 1000\text{Hz}$			75	
		$f = 1000\text{Hz} - 1600\text{Hz}$			40	
		$f = 1600\text{Hz} - 2600\text{Hz}$			75	
		$f = 2600\text{Hz} - 2800\text{Hz}$			105	
		$f = 2800\text{Hz} - 3000\text{Hz}$			155	
<b>Noise</b>						
Receive Noise, C Message Weighted	$N_{RXC}$	PCM code equals alternating positive and negative zero, S5T8554B03	-	-	18	dBrn C0
Transmit Noise, C Message Weighted	$N_{TXC}$	S5T8554B03	-	-	15	dBrn C0
Noise, Single Frequency	NSF	$f = 0\text{kHz}$ to $100\text{kHz}$ , loop around measurement, $V_{FXI+} = 0\text{V}_{rms}$	-	-	-53	dBrn C0
Positive Power Supply Rejection, Transmit	$PSRR_{(PTX)}$	$V_{FXI+} = 0\text{V}_{rms}$ , $V_{CC} = 5.0\text{VDC} + 100\text{mV}_{ms}$ $f = 0\text{kHz} - 50\text{kHz}$	25	-	-	dBC
Negative Power Supply Rejection, Transmit	$PSRR_{(NTX)}$	$V_{FXI+} = 0\text{V}_{rms}$ , $V_{BB} = -5.0\text{VDC} + 100\text{mV}_{rms}$ $f = 0\text{kHz} - 50\text{kHz}$	25	-	-	dBC
Positive Power Supply Rejection, Receive	$PSRR_{(PRX)}$	PCM code equals positive zero $V_{CC} = 5.0\text{VDC} + 100\text{mV}_{rms}$ $f = 0\text{Hz} - 4000\text{Hz}$ $f = 4\text{kHz} - 25\text{kHz}$	25 25	-	-	dBC dB
Negative Power Supply Rejection, Receive	$PSRR_{(NRX)}$	PCM code equals positive zero $V_{BB} = -5.0\text{VDC} + 100\text{mV}_{rms}$ $f = 0\text{Hz} - 4000\text{Hz}$ $f = 4\text{kHz} - 25\text{kHz}$	25 25	-	-	dBC dB
Spurious Out-Band Signals at the Channel Output	SOS	Loop around measurement, $0\text{dBm}_0$ , $300\text{Hz} - 3400\text{Hz}$ input PCM applied to DR, Measure individual image signals at VFRO $4600\text{Hz} - 7600\text{Hz}$ $7600\text{Hz} - 100,000\text{Hz}$	-	-	-28 -35	dB
<b>Distortion</b>						
Signal to Total Distortion Transmit or Receive Half-Channel	$THD_{TX}$ $THD_{RX}^a$	Sinusoidal test method; level = $3.0\text{dBm}_0$ = $0\text{dBm}_0$ to $30\text{dBm}_0$ = $-40\text{dBm}_0$ XMT RCV	28 30 25 25	-	-	dBC

**TRANSMISSION CHARACTERISTICS (Continued)**

(Unless otherwise specified:  $T_a = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $GND_A = 0V$ ,  $f = 1.02\text{kHz}$   
 $V_{in} = 0\text{dBm}_0$ , transmit input amplifier connected for unity-gain, non-inverting )


Characteristic	System	Test Conditions	Min.	Typ.	Max.	Unit
Single Frequency Distortion, Transmit	$THD_{SF(TX)}$	–	–	–	–41	–dB
Single Frequency Distortion, Receive	$THD_{SF(RX)}$	–	–	–	–41	–dB
Intermodulation Distortion	$THD_{IMD}$	Loop around measurement, $V_{FXI+} = -4\text{dBm}_0$ to $-21\text{dBm}_0$ , two frequencies in the range 300Hz – 3400Hz	–	–	–35	–dB
<b>Crosstalk</b>						
Transmit to Receive Crosstalk, 0dBm0 Transmit level	$CT_{(TX-RX)}$	$f = 300\text{Hz} - 3400\text{Hz}$ $D_R = \text{Steady PCM code}$	–	–90	–75	dB
Receive to Transmit Crosstalk, 0dBm0 Receive level	$CT_{(RX-TX)}$	$f = 300\text{Hz} - 3400\text{Hz}$ , $V_{FXI} = 0V$	–	–90	–70 (note 1)	dB

**NOTE:**  $CT_{(RX-TX)}$  is measured with a  $-40\text{dBm}_0$  activating signal applied at  $V_{FXI+}$  Encoding Format at Dx output

**Encoding Format at Dx Output**

	$\mu\text{-Law PCM} : \text{S5T8554B}$
$V_{IN}$ ( at GSX ) = + Full Scale	1 0 0 0 0 0 0 0
$V_{IN}$ ( at GSx ) = 0V	1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1
$V_{IN}$ ( at GSx ) = – Full Scale	0 0 0 0 0 0 0 0

APPLICATION CIRCUIT



NOTES:

1. Supposing desired Line Termination Impedance  $R_L = 600\Omega$   
It is 0 dBm - 0.77459 Vrms
2. Tx Gain =  $20 \log ( R_2 / R_1 )$ ,  $R_1 + R_2 < 100k\Omega$   
or The Correspondence of 0 dBm0 = 4 dBm

Selection of Master Clock Frequency

BCLKR / CLKSEL	Master Clock Frequency
Clocked	1.536 / 1.544MHz
0	2.048MHz
1( or Open )	1.536 / 1.544MHz

NOTES