


- Extremely high dv/dt capability
- Low Gate Charge Qg results in Simple Drive Requirement
- 100% avalanche tested
- Gate charge minimized
- Very low intrinsic capacitances
- Very good manufacturing repeatability




$$V_{DSS} = 200V$$

$$I_{D25} = 9A$$

$$R_{DS(ON)} = 0.4 \Omega$$

### Description

StarMOS is a new generation of high voltage N-Channel enhancement mode power MOSFETs. This new technology minimises the JFET effect, increases packing density and reduces the on-resistance. StarMOS also achieves faster switching speeds through optimised gate layout with planar stripe DMOS technology.



Pin1-Gate  
Pin2-Drain  
Pin1-Source

### Application

- Switching application


### Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D@T_C=25^\circ C$	Continuous Drain Current, $V_{GS}@10V$	9.0	A
$I_D@T_C=100^\circ C$	Continuous Drain Current, $V_{GS}@10V$	5.7	
$I_{DM}$	Pulsed Drain Current ①	36	
$P_D@T_C=25^\circ C$	Power Dissipation	74	W
	Linear Derating Factor	0.59	W/°C
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$E_{AS}$	Single Pulse Avalanche Energy ②	250	mJ
$I_{AR}$	Avalanche Current ①	9.0	A
$E_{AR}$	Repetitive Avalanche Energy ①	7.4	mJ
dv/dt	Peak Diode Recovery dv/dt ③	5.0	V/ns
$T_J$ $T_{STG}$	Operating Junction and Storage Temperature Range	- 55 to +150	°C
	Soldering Temperature, for 10 seconds	300(1.6mm from case)	
	Mounting Torque, 6-32 or M3 screw	10 lbf.in(1.1N.m)	


### Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-case	—	—	1.7	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	—	0.5	—	
$R_{\theta JA}$	Junction-to-Ambient	—	—	62	

## Electrical Characteristics @T<sub>J</sub>=25°C(unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	200	—	—	V	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA
ΔV <sub>(BR)DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp.Coefficient	—	0.24	—	V/°C	Reference to 25°C, I <sub>D</sub> =1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-resistance	—	—	0.4	Ω	V <sub>GS</sub> =10V, I <sub>D</sub> =5.4A
V <sub>GS(th)</sub>	Gate Threshold Voltage	2.0	—	4.0	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA
g <sub>fs</sub>	Forward Transconductance	3.8	—	—	S	V <sub>DS</sub> =50V, I <sub>D</sub> =5.4A
I <sub>DSS</sub>	Drain-to-Source Leakage current	—	—	25	μA	V <sub>DS</sub> =200V, V <sub>GS</sub> =0V
		—	—	250		V <sub>DS</sub> =160V, V <sub>GS</sub> =0V, T <sub>J</sub> =125°C
I <sub>GSS</sub>	Gate-to-Source Forward leakage	—	—	100	nA	V <sub>GS</sub> =20V
	Gate-to-Source Reverse leakage	—	—	-100		V <sub>GS</sub> =-20V
Q <sub>g</sub>	Total Gate Charge	—	—	43	nC	I <sub>D</sub> =5.9A
Q <sub>gs</sub>	Gate-to-Source charge	—	—	7.0		V <sub>DS</sub> =160V
Q <sub>gd</sub>	Gate-to-Drain("Miller") charge	—	—	23		V <sub>GS</sub> =10V
t <sub>d(on)</sub>	Turn-on Delay Time	—	9.4	—	nS	V <sub>DD</sub> =100V
t <sub>r</sub>	Rise Time	—	28	—		I <sub>D</sub> =5.9A
t <sub>d(off)</sub>	Turn-Off Delay Time	—	39	—		R <sub>G</sub> =12Ω
t <sub>f</sub>	Fall Time	—	20	—		R <sub>D</sub> =16Ω See Figure 10④
L <sub>D</sub>	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm(0.25in.) from package and center of die contact
L <sub>S</sub>	Internal Source Inductance	—	7.5	—		
C <sub>iss</sub>	Input Capacitance	—	800	—	pF	V <sub>GS</sub> =0V
C <sub>oss</sub>	Output Capacitance	—	240	—		V <sub>DS</sub> =25V
C <sub>rss</sub>	Reverse Transfer Capacitance	—	76	—		f=1.0MHz See Figure 5

## Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	9.0	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①	—	—	36		
V <sub>SD</sub>	Diode Forward Voltage	—	—	2.0	V	T <sub>J</sub> =25°C, I <sub>S</sub> =9.0A, V <sub>GS</sub> =0V ④
t <sub>rr</sub>	Reverse Recovery Time	—	170	340	nS	T <sub>J</sub> =25°C, I <sub>F</sub> =59A
Q <sub>rr</sub>	Reverse Recovery Charge	—	1.1	2.2	nC	di/dt=100A/μs ④
t <sub>on</sub>	Forward Turn-on Time	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> + L <sub>D</sub> )				

Notes:

- ① Repetitive rating; pulse width limited by max.junction temperature(see figure 11)
- ② L =4.6mH, I<sub>AS</sub> = 9.0A, V<sub>DD</sub> = 50V, R<sub>G</sub> = 25Ω, Starting T<sub>J</sub> = 25°C
- ③ I<sub>SD</sub> ≤ 9.0A, di/dt ≤ 120A/μS, V<sub>DD</sub> ≤ V<sub>(BR)DSS</sub>, T<sub>J</sub> ≤ 150°C
- ④ Pulse width ≤ 300 μS; duty cycle ≤ 2%