8-bit Microcontrollers

CMOS

F²MC-8FX MB95110M series

MB95117M/F114MS/F114NS/F114JS/F116MS/F116NS/F116JS/ MB95F118MS/F118NS/F118JS/F114MW/F114NW/F114JW/ MB95F116MW/F116NW/F116JW/F118MW/F118NW/F118JW/FV100D-103

■ DESCRIPTION

The MB95110M series is general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions.

Note: F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ FEATURES

- F2MC-8FX CPU core
 - Instruction set optimized for controllers
 - Multiplication and division instructions
 - 16-bit arithmetic operations
 - · Bit test branch instruction
 - Bit manipulation instructions etc.
- Clock
 - · Main clock
 - Main PLL clock
 - Sub clock (for dual clock product)
 - Sub PLL clock (for dual clock product)

(Continued)

Be sure to refer to the "Check Sheet" for the latest cautions on development.

"Check Sheet" is seen at the following support page URL: http://edevice.fujitsu.com/micom/en-support/

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.



(Continued)

- Timer
 - 8/16-bit compound timer × 2 channels

Can be used to interval timer, PWC timer, PWM timer and input capture.

- 8/16-bit PPG × 2 channels
- 16-bit PPG × 1 channel
- Time-base timer × 1 channel
- Watch prescaler (for dual clock product) × 1 channel
- LIN-UART × 1 channel
 - · LIN function, clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable
 - Full duplex double buffer
- UART/SIO × 1 channel
 - Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable
 - Full duplex double buffer
- I²C* × 1 channel

Built-in wake-up function

- External interrupt × 8 channels
 - Interrupt by edge detection (rising, falling, or both edges can be selected)
 - Can be used to recover from low-power consumption (standby) modes.
- 8/10-bit A/D converter × 8 channels

8-bit or 10-bit resolution can be selected

- Low-power consumption (standby) mode
 - Stop mode
 - Sleep mode
 - Watch mode (for dual clock product)
 - Time-base timer mode
- I/O port
 - The number of maximum ports
 - Single clock product : 39 ports
 - Dual clock product : 37 ports
 - Configuration
 - General-purpose I/O ports (N-ch open drain): 2 ports
 - General-purpose I/O ports (CMOS) : Single clock product : 37 ports

 Dual clock product : 35 ports
- Programmable input voltage levels of port

Automotive input level / CMOS input level / hysteresis input level

• Dual operation Flash memory

Erase/Write and read can be executed in the different bank (Upper Bank/Lower Bank) at the same time.

• Flash memory security function

Protects the content of Flash memory (Flash memory device only)

*: Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use, these components in an I²C system provided that the system conforms to the I²C Standard Specification as defined by Philips.

■ MEMORIY LINEUP

| | Flash memory | RAM | |
|--------------------------|--------------|------------|--|
| MB95F114MS/F114NS/F114JS | 16 Kbytes | 512 Khutoo | |
| MB95F114MW/F114NW/F114JW | 10 KDytes | 512 Kbytes | |
| MB95F116MS/F116NS/F116JS | 22 Khutaa | 1 Kbyte | |
| MB95F116MW/F116NW/F116JW | 32 Kbytes | | |
| MB95F118MS/F118NS/F118JS | 60 Khutaa | 2 Khutaa | |
| MB95F118MW/F118NW/F118JW | 60 Kbytes | 2 Kbytes | |

■ PRODUCT LINEUP

| Pa | Part number rameter | MB95117M | MB95F114MS/ MB95F116MS/ MB95F118MS | MB95F114NS/ MB95F116NS/ MB95F118NS | MB95F114MW/ MB95F116MW/ MB95F118MW/ | MB95F114NW/ MB95F116NW/ MB95F118NW | MB95F114JS/ MB95F116JS/ MB95F118JS | MB95F114JW/ MB95F116JW/ MB95F118JW | |
|---|-----------------------------------|---|--|--|---|--|--|--|--|
| Ту | pe | MASK ROM product | Flash memory product | | | | | | |
| RO | OM capacity*1 | 48 Kbytes | 60 Kbytes (Max) | | | | | | |
| R/ | AM capacity*1 | | | | 2 Kbytes (Max | () | | | |
| Re | eset output | Yes/No | | Y | es | | N | No | |
| *2 | Clock system | Selectable single/dual clock*3 | Single | Single clock Dual clock | | | | Dual clock | |
| Option*2 | Low voltage detection reset | Yes / No | No | Yes | No | Yes | Y | es | |
| | Clock supervisor | Yes / No | | ١ | No | | Yes | | |
| CF | PU functions | Number of basic instructions: 136Instruction bit length: 8 bitsInstruction length: 1 to 3 bytesData bit length: 1, 8, and 16 bitsMinimum instruction execution time: 61.5 ns (at machine clock frequency 16.25 MHz)Interrupt processing time: 0.6 μs (at machine clock frequency 16.25 MHz) | | | | | | | |
| | General purpose I/O ports | • Dual cloc Programma | ngle clock product : 39 ports (N-ch open drain : 2 ports, CMOS : 37 ports) ual clock product : 37 ports (N-ch open drain : 2 ports, CMOS : 35 ports) grammable input voltage levels of port : Automotive input level / CMOS input level / hysteresis input level | | | | | | |
| | Time-base timer (1 channel) | Interrupt cycle: 0.5 ms, 2.1 ms, 8.2 ms, 32.8 ms (at main oscillation clock 4 MHz) | | | | | | | |
| functions | Watchdog timer | At main osc | Reset generated cycle At main oscillation clock 10 MHz At sub oscillation clock 32.768 kHz (for dual clock product) : Min 105 ms : Min 250 ms | | | | | | |
| I — | Wild register | Capable of | replacing 3 by | ytes of ROM | data | | | | |
| Master/slave sending and receiving Bus error function and arbitration function Detecting transmitting direction function Start condition repeated generation and detection functions Built-in wake-up function Data transfer capable in UART/SIO Full duplex double buffer, variable data length (5/6/7/8-bit), built-in baud rate generator NRZ type transfer format, error detected function LSB-first or MSB-first can be selected. Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer cap | | | | | | | | | |
| | | | | pable | | | | | |

(Continued)

| Part number | MB95F114MS/ MB95F114NS/ MB95F114NW/ MB95F114NW/ MB95F114JS/ MB95F114JW/ MB95F116MS/ MB95F116NS/ MB95F116NW/ MB95F116NW/ MB95F116JS/ MB95F116JW/ | | | | |
|---|---|--|--|--|--|
| Parameter | MB95F118MS MB95F118NS MB95F118NW MB95F118NW MB95F118JS MB95F118JW | | | | |
| LIN-UART (1 channel) | Dedicated reload timer allowing a wide range of communication speeds to be set. Full duplex double buffer. Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable. LIN functions available as the LIN master or LIN slave. | | | | |
| 8/10-bit A/D converter (8 channels) | 8-bit or 10-bit resolution can be selected. | | | | |
| 8/16-bit compound timer (2 channels) Each channel of the timer can be used as "8-bit timer × 2 channels" or "16-bit timer × 1 channel". Built-in timer function, PWC function, PWM function, capture function, and square was output Count clock: 7 internal clocks and external clock can be selected | | | | | |
| (2 channels) Output Count clock : 7 internal clocks and external clock can be selected | | | | | |
| 8/16-bit PPG (2 channels) | Each channel of the PPG can be used as "8-bit PPG \times 2 channels" or "16-bit PPG \times 1 channel". Counter operating clock : Eight selectable clock sources | | | | |
| Watch counter (for dual clock product) | Count clock: 4 selectable clock sources (125 ms, 250 ms, 500 ms, or 1 s) Counter value can be set from 0 to 63 (Capable of counting for 1 minute when selecting clock source 1 second and setting counter value to 60). | | | | |
| Watch prescaler (for dual clock product) (1 channel) | 4 selectable interval times (125 ms, 250 ms, 500 ms, or 1 s) | | | | |
| External interrupt by edge detection (rising, falling, or both edges can be selected.) Can be used to recover from standby modes. | | | | | |
| Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of write/erase cycles (Minimum): 10000 times Flash memory Data retention time: 20 years Erase can be performed on each block Block protection with external programming voltage Dual operation Flash memory Flash Security Feature for protecting the content of the Flash | | | | | |
| Standby mode | Sleep, stop, watch (for dual clock product) , and time-base timer | | | | |

^{*1 :} For ROM capacitance and RAM capacitance, refer to "■ MEMORY LINEUP".

Note: Part number of the evaluation products in MB95110M series is MB95FV100D-103. When using it, the MCU board (MB2146-303A) is required.

^{*2 :} When the MASK ROM is ordered, please select yes/no for the clock mode, low voltage detection, clock supervisor and reset output.

^{*3 :} Specify clock mode when ordering MASK ROM.

■ OSCILLATION STABILIZATION WAIT TIME

The initial value of the main clock oscillation stabilization wait time is fixed to the maximum value. The maximum value is shown as follows.

| Oscillation stabilization wait time | Remarks |
|-------------------------------------|---|
| (2 ¹⁴ –2) /Fcн | Approx. 4.10 ms (at main oscillation clock 4 MHz) |

■ PACKAGES AND CORRESPONDING PRODUCTS

| Part number Parameter | MB95117M | MB95F114MS/F114NS MB95F114JS MB95F116MS/F116NS MB95F116JS MB95F118MS/F118NS MB95F118JS | MB95F114MW/F114NW MB95F114JW MB95F116MW/F116NW MB95F116JW MB95F118MW/F118NW MB95F118JW | MB95FV100D-103 |
|-----------------------|----------|---|---|----------------|
| FPT-52P-M01 | 0 | 0 | 0 | × |
| BGA-224P-M08 | × | X | X | 0 |

: Available: Unavailable

■ DIFFERENCES AMONG PRODUCTS AND NOTES ON SELECTING PRODUCTS

Notes on Using Evaluation Products

The Evaluation product has not only the functions of the MB95110M series but also those of other products to support software development for multiple series and models of the F2MC-8FX family. The I/O addresses for peripheral resources not used by the MB95110M series are therefore access-barred. Read/write access to these access-barred addresses may cause peripheral resources supposed to be unused to operate, resulting in unexpected malfunctions of hardware or software.

Particularly, do not use word access to odd numbered byte address in the prohibited areas (If these access are used, the address may be read or write unexpectedly).

Also, as the read values of prohibited addresses on the evaluation product are different to the values on the Flash memory and MASK ROM products, do not use these values in the program.

The functions corresponding to certain bits in single-byte registers may not be supported on some MASK ROM products and Flash memory products. However, reading or writing to these bits will not cause malfunction of the hardware. Also, as the evaluation, Flash memory products are designed to have identical software operation, no particular precautions are required.

Difference of Memory Spaces

If the amount of memory on the Evaluation product is different from that of the Flash memory or MASK ROM product, carefully check the difference in the amount of memory from the model to be actually used when developing software.

For details of memory space, refer to "
CPU CORE".

• Current Consumption

- The current consumption of Flash memory product is typically greater than for MASK ROM product.
- For details of current consumption, refer to "ELECTRICAL CHARACTERISTICS".

Package

For details of information on each package, refer to "■ PACKAGE AND CORRESPONDING PRODUCTS" and "■ PACKAGE DIMENSIONS".

Operating Voltage


The operating voltage are different among the Evaluation, Flash memory, and MASK ROM products.

For details of operating voltage, refer to "■ ELECTRICAL CHARACTERISTICS"

• Difference between RST and MOD Pins

A pull-down resistor is provided for the MOD pin of the MASK ROM product.

■ PIN ASSIGNMENTS




■ PIN DESCRIPTION


| Pin no. | Pin name | I/O Circuit type* | Function |
|---------|-----------|-------------------------|--|
| 1 | P65/SCK | | General-purpose I/O port. |
| | | K | The pin is shared with LIN-UART clock I/O. |
| 2 | P66/SOT | | General-purpose I/O port. The pin is shared with LIN-UART data output. |
| 3 | P67/SIN | L | General-purpose I/O port. The pin is shared with LIN-UART data input. |
| 4 | P37/AN07 | | |
| 5 | P36/AN06 | | |
| 6 | P35/AN05 | | |
| 8 | P34/AN04 | | General-purpose I/O port. |
| 9 | P33/AN03 | J | The pins are shared with A/D converter analog input. |
| 10 | P32/AN02 | | |
| 11 | P31/AN01 | | |
| 12 | P30/AN00 | | |
| 13 | AVss | _ | A/D converter power supply pin (GND) |
| 14 | AVcc | _ | A/D converter power supply pin |
| 15 | P24/EC0 | | General-purpose I/O port. The pin is shared with 8/16-bit compound timer ch.0 clock input. |
| 16 | P23/TO01 | | General-purpose I/O port. |
| 17 | P22/TO00 | Н | The pins are shared with 8/16-bit compound timer ch.0 output. |
| 18 | P21/PPG01 | | General-purpose I/O port. |
| 19 | P20/PPG00 | | The pins are shared with 8/16-bit PPG ch.0 output. |
| 21 | P51/SDA0 | ı | General-purpose I/O port. The pin is shared with I ² C ch.0 data I/O. |
| 22 | P50/SCL0 | ' | General-purpose I/O port. The pin is shared with I ² C ch.0 clock I/O. |
| 23 | MOD | В | Operating mode designation pin |
| 24 | X0 | ۸ | Main clock oscillation input pin |
| 25 | X1 | Α | Main clock oscillation I/O pin |
| 26 | Vss | _ | Power supply pin (GND) |
| 27 | Vcc | _ | Power supply pin |
| 28 | С | _ | Capacitor connection pin |
| 29 | PG2/X1A | H/A | Single clock product is general-purpose port (PG2). Dual clock product is sub clock I/O oscillation pin (32 kHz). |
| 30 | PG1/X0A | 11/4 | Single clock product is general-purpose port (PG1). Dual clock product is sub clock input oscillation pin (32 kHz). |
| 31 | RST | B' | Reset pin |


| Pin no. | Pin name | I/O Circuit type* | Function | |
|---------------|-------------------|-------------------------|---|--|
| 32 | P00/INT00 | | | |
| 34 | P01/INT01 | | | |
| 35 | P02/INT02 | | | |
| 36 | P03/INT03 | С | General-purpose I/O port. | |
| 37 | P04/INT04 | | The pins are shared with external interrupt input. Large current port. | |
| 38 | P05/INT05 | | | |
| 39 | P06/INT06 | | | |
| 40 | P07/INT07 | | | |
| 41 | P10/UI0 | G | General-purpose I/O port. The pin is shared with UART/SIO ch.0 data input. | |
| 42 | P11/UO0 | | General-purpose I/O port. The pin is shared with UART/SIO ch.0 data output. | |
| 43 | P12/UCK0 | | General-purpose I/O port. The pin is shared with UART/SIO ch.0 clock I/O. | |
| 44 | P13/TRG0/ ADTG | н | General-purpose I/O port. The pin is shared with 16-bit PPG ch.0 trigger input (TRG0) and A/D trigger input (ADTG). | |
| 45 | P14/PPG0 | | General-purpose I/O port. The pin is shared with 16-bit PPG ch.0 output. | |
| 47 | P15 | | General-purpose I/O port. | |
| 48 | P60/PPG10 | | General-purpose I/O port. | |
| 49 | P61/PPG11 | | The pins are shared with 8/16-bit PPG ch.1 output. | |
| 50 | P62/TO10 | K | General-purpose I/O port. | |
| 51 | P63/TO11 | '` | The pins are shared with 8/16-bit compound timer ch.1 output. | |
| 52 | P64/EC1 | | General-purpose I/O port. The pin is shared with 8/16-bit compound timer ch.1 clock input. | |
| 7, 20, 33, 46 | NC | _ | Internally connected pins. Be sure to leave them open. | |

^{*:} For the I/O circuit type, refer to "■ I/O CIRCUIT TYPE"

■ I/O CIRCUIT TYPE







■ HANDLING DEVICES

Preventing Latch-up

Care must be taken to ensure that maximum voltage ratings are not exceeded when they are used.

Latch-up may occur on CMOS ICs if voltage higher than V_{CC} or lower than V_{SS} is applied to input and output pins other than medium- and high-withstand voltage pins or if higher than the rating voltage is applied between V_{CC} pin and V_{SS} pin.

When latch-up occurs, power supply current increases rapidly and might thermally damage elements.

Also, take care to prevent the analog power supply voltage (AVcc) and analog input voltage from exceeding the digital power supply voltage (Vcc) when the analog system power supply is turned on or off.

Stable Supply Voltage

Supply voltage should be stabilized.

A sudden change in power-supply voltage may cause a malfunction even within the guaranteed operating range of the Vcc power-supply voltage.

For stabilization, in principle, keep the variation in Vcc ripple (p-p value) in a commercial frequency range (50/60 Hz) not to exceed 10% of the standard Vcc value and suppress the voltage variation so that the transient variation rate does not exceed 0.1 V/ms during a momentary change such as when the power supply is switched.

Precautions for Use of External Clock

Even when an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from sub clock mode or stop mode.

PIN CONNECTION

• Treatment of Unused Pin

Leaving unused input pins unconnected can cause abnormal operation or latch-up, leaving to permanent damage. Unused input pins should always be pulled up or down through resistance of at least 2 $k\Omega$. Any unused input/output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins. If there is unused output pin, make it open.

Treatment of Power Supply Pins on A/D Converter

Connect to be AVcc = Vcc and AVss = Vss even if the A/D converter is not in use.

Noise riding on the AV $_{\text{CC}}$ pin may cause accuracy degradation. So, connect approx. 0.1 μ F ceramic capacitor as a bypass capacitor between AV $_{\text{CC}}$ and AV $_{\text{SS}}$ pins in the vicinity of this device.

Power Supply Pins

In products with multiple $V_{\rm CC}$ or $V_{\rm SS}$ pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with the Vcc and Vss pins of this device at the low impedance.


It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 μ F between V_{CC} and V_{SS} pins near this device.

• Mode Pin (MOD)

Connect the MOD pin directly to Vcc or Vss pins.

To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the MOD pin to Vcc or Vss pins and to provide a low-impedance connection.

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. A bypass capacitor of $V_{\rm CC}$ pin must have a capacitance value higher than $C_{\rm S}$. For connection of smoothing capacitor $C_{\rm S}$, refer to the diagram below.



• NC Pins

Any pins marked "NC" (not connected) must be left open.

Analog Power Supply

Always set the same potential to AV $_{\rm CC}$ and V $_{\rm CC}$. When V $_{\rm CC}$ > AV $_{\rm CC}$, the current may flow through the AN00 to AN07 pins.

■ PROGRAMMING FLASH MEMORY MICROCONTROLLERS USING PARALLEL PROGRAMMER

• Supported Parallel Programmers and Adapters

The following table lists supported parallel programmers and adapters.

| | 1 1 0 | |
|-------------|--------------------------|--|
| Package | Applicable adapter model | Parallel programmers |
| FPT-52P-M01 | TEF110-95118PMC | AF9708 (Ver 02.35G or more) AF9709/B (Ver 02.35G or more) AF9723+AF9834 (Ver 02.08E or more) |

Note: For information on applicable adapter models and parallel programmers, contact the following: Flash Support Group, Inc. TEL: +81-53-428-8380

• Sector Configuration

The individual sectors of Flash memory correspond to addresses used for CPU access and programming by the parallel programmer as follows:

| Flash memory | CPU address | Programmer address* | |
|---|-------------------|--------------------------|------------|
| SA1 (4 Kbytes) | 1000н | 71000н | |
| , , , | 1FFF _H | 71FFFн | ㅗ |
| SA2 (4Kbytes) | 2000н | 72000 _H | Lower bank |
| - (· · · · · · · · · · · · · · · · · · | 2FFF _H | 72FFF _H | owe |
| SA3 (4 Kbytes) | 3000н | 73000н | |
| , , | 3FFF _H | 73FFFн | |
| SA4 (16 Kbytes) | 4000н | 74000н | 4 |
| | 7FFF _H | 77FFF _H | |
| SA5 (16 Kbytes) | 8000н | 78000 _н — — — | |
| | BFFFH | 7BFFFн | |
| SA6 (4 Kbytes) | С000н | 7С000 _н | ank |
| | CFFFH | 7CFFF _H | ğ |
| SA7 (4 Kbytes) | | 7 <u>D</u> 000н | Upper bank |
| , , | DFFF _H | 7DFFFн | |
| SA8 (4 Kbytes) | Е000н | 7E000н | |
| , , | EFFF _H | 7EFFFн | |
| SA9 (4 Kbytes) | F 000н | 7F000н | |
| Crite (Tribytes) | FFFFH | 7FFFF _H | |

^{*:} Programmer addresses are corresponding to CPU addresses, used when the parallel programmer programs data into Flash memory.

These programmer addresses are used for the parallel programmer to program or erase data in Flash memory.

• Programming Method

- 1) Set the type code of the parallel programmer to "17222".
- 2) Load program data to programmer addresses 71000H to 7FFFFH.

3) Programmed by parallel programmer

• MB95F116MS/F116NS/F116JS/F116MW/F116NW/F116JW (32 Kbytes)

| Flash memory | CPU address | Programmer address* |
|-----------------|----------------------|---------------------|
| SA5 (16 Kbytes) | 8000н | 78000н |
| , , , | BFFF _H _ | <u>7ВFFFн</u> |
| SA6 (4 Kbytes) | С000н | 7С000н |
| | CFFF _{H_} _ | 7СFFFн |
| SA7 (4 Kbytes) | Д000н | 7D000н |
| , , , | DFFFH | 7DFFF _H |
| SA8 (4 Kbytes) | Е000н | |
| , , , | EFFFH | 7EFFF _H |
| SA9 (4 Kbytes) | F000H | 7F000н |
| , , , | FFFFh | 7FFFF _H |

^{* :} Programmer addresses are corresponding to CPU addresses, used when the parallel programmer programs data into Flash memory.

These programmer addresses are used for the parallel programmer to program or erase data in Flash memory.

Programming Method

- 1) Set the type code of the parallel programmer to "17222".
- 2) Load program data to programmer addresses 78000H to 7FFFFH.
- 3) Programmed by parallel programmer

• MB95F114MS/F114NS/F114JS/F114MW/F114NW/F114JW (16 Kbytes)

| Flash memory | CPU address | Programmer address* |
|----------------|-------------------|------------------------|
| SA6 (4 Kbytes) | С000н | 7C000н |
| , , , | CFFFH | 7CFFFн |
| SA7 (4 Kbytes) | D000н | 7 <u>D</u> 000н |
| , , , | DFFFH | 7DFFFн |
| SA8 (4 Kbytes) | Е000н | 7E000H |
| | EFFFH | 7EFFF _H |
| SA9 (4 Kbytes) | F000 _H | 7F000 _н — — |
| | FFFF _H | 7FFFFн |


^{*:} Programmer addresses are corresponding to CPU addresses, used when the parallel programmer programs data into Flash memory.

These programmer addresses are used for the parallel programmer to program or erase data in Flash memory.

Programming Method

- 1) Set the type code of the parallel programmer to "17222".
- 2) Load program data to programmer addresses 7C000H to 7FFFFH.
- 3) Programmed by parallel programmer


■ BLOCK DIAGRAM



■ CPU CORE

1. Memory space

Memory space of the MB95110M series is 64 Kbytes and consists of I/O area, data area, and program area. The memory space includes special-purpose areas such as the general-purpose registers and vector table. Memory map of the MB95110M series is shown below.



| | Flash memory | RAM | Address #1 | Address #2 |
|--------------------------|--------------|-------------|------------|------------|
| MB95F114MS/F114NS/F114JS | 16 Kbytes | 512 bytes | 0280н | С000н |
| MB95F114MW/F114NW/F114JW | 10 Noytes | 312 bytes | 0200H | Сооон |
| MB95F116MS/F116NS/F116JS | 32 Kbytes | 1 Kbyte | 0480н | 8000н |
| MB95F116MW/F116NW/F116JW | 32 Kbytes | | | |
| MB95F118MS/F118NS/F118JS | 60 Khytaa | O I/hy to o | 0000 | 1000 |
| MB95F118MW/F118NW/F118JW | 60 Kbytes | 2 Kbytes | 0880н | 1000н |

2. Register

The MB95110M series has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The dedicated registers are as follows:

Program counter (PC) : A 16-bit register to indicate locations where instructions are stored.

Accumulator (A) : A 16-bit register for temporary storage of arithmetic operations. In the case of

an 8-bit data processing instruction, the lower 1 byte is used.

Temporary accumulator (T) : A 16-bit register which performs arithmetic operations with the accumulator.

In the case of an 8-bit data processing instruction, the lower 1 byte is used.


Index register (IX) : A 16-bit register for index modification.

Extra pointer (EP) : A 16-bit pointer to point to a memory address.


Stack pointer (SP) : A 16-bit register to indicate a stack area.

Program status (PS) : A 16-bit register for storing a register bank pointer, a direct bank pointer, and

a condition code register.



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and a direct bank pointer (DP) and the lower 8 bits for use as a condition code register (CCR). (Refer to the diagram below.)



The RP indicates the address of the register bank currently being used. The relationship between the content of RP and the real address conforms to the conversion rule illustrated below:

 Rule for Conversion of Actual Addresses in the General-purpose Register Area RP upper OP code lower R4 R3 R2 R1 R0 b2 b0 ¥ ¥ ¥ ¥ ¥ Generated address A₁₅ A14 A13 A12 A11 A10 Α9 **A8** Α7 A6 Α5 Α4 АЗ A2 Α1 A0

The DP specifies the area for mapping instructions (16 different instructions such as MOV A, dir) using direct addresses to 0080_H to 00FF_H.

| Direct bank pointer (DP2 to DP0) | Specified address area | Mapping area | | |
|---|------------------------|----------------------------------|--|--|
| XXX _B (no effect to mapping) | 0000н to 007Fн | 0000н to 007Fн (without mapping) | | |
| 000 _B (initial value) | | 0080н to 00FFн (without mapping) | | |
| 001в |] | 0100н to 017Fн | | |
| 010в | | 0180н to 01FFн | | |
| 011в | - - 0080н to 00FFн | 0200н to 027Fн | | |
| 100в | - 0000H tO 00FFH | 0280н to 02FFн | | |
| 101в | | 0300н to 037Fн | | |
| 110в |] | 0380н to 03FFн | | |
| 111в |] | 0400н to 047Fн | | |

The CCR consists of the bits indicating arithmetic operation results or transfer data contents and the bits that control CPU operations at interrupt.

H flag : Set to "1" when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation.

Cleared to "0" otherwise. This flag is for decimal adjustment instructions.

I flag : Interrupt is enabled when this flag is set to "1". Interrupt is disabled when this flag is set to "0". The flag is set to "0" when reset.

IL1, IL0 : Indicates the level of the interrupt currently enabled. Processes an interrupt only if its request level is higher than the value indicated by these bits.

| IL1 | IL0 | Interrupt level | Priority |
|-----|-----|-----------------|------------------------|
| 0 | 0 | 0 | High |
| 0 | 1 | 1 | ↑ |
| 1 | 0 | 2 | <u> </u> |
| 1 | 1 | 3 | Low (no interruption) |

N flag : Set to "1" if the MSB is set to "1" as the result of an arithmetic operation. Cleared to "0" when the bit is set to "0".

Z flag : Set to "1" when an arithmetic operation results in "0". Cleared to "0" otherwise.


V flag : Set to "1" if the complement on 2 overflows as a result of an arithmetic operation. Cleared to "0" otherwise.

C flag : Set to "1" when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: 8-bit data storage registers

The general-purpose registers are 8 bits and located in the register banks on the memory. 1-bank contains 8-register. Up to a total of 32 banks can be used on the MB95110M series. The bank currently in use is specified by the register bank pointer (RP), and the lower 3 bits of OP code indicates the general-purpose register 0 (R0) to general-purpose register 7 (R7).



■ I/O MAP

| Address | Register abbreviation | Register name | R/W | Initial value |
|----------------------|-----------------------|--|-----|---------------|
| 0000н | PDR0 | Port 0 data register | R/W | 0000000в |
| 0001н | DDR0 | Port 0 direction register | R/W | 0000000в |
| 0002н | PDR1 | Port 1 data register | R/W | 0000000в |
| 0003н | DDR1 | Port 1 direction register | R/W | 0000000В |
| 0004н | _ | (Disabled) | _ | _ |
| 0005н | WATR | Oscillation stabilization wait time setting register | R/W | 111111111 |
| 0006н | PLLC | PLL control register | R/W | 0000000в |
| 0007н | SYCC | System clock control register | R/W | 1010X011в |
| 0008н | STBC | Standby control register | R/W | 0000000в |
| 0009н | RSRR | Reset source register | R/W | XXXXXXXX |
| 000Ан | TBTC | Time-base timer control register | R/W | 0000000в |
| 000Вн | WPCR | Watch prescaler control register | R/W | 0000000в |
| 000Сн | WDTC | Watchdog timer control register | R/W | 0000000в |
| 000Dн | _ | (Disabled) | | _ |
| 000Ен | PDR2 | Port 2 data register | R/W | 0000000В |
| 000Fн | DDR2 | Port 2 direction register | R/W | 0000000в |
| 0010н | PDR3 | Port 3 data register | R/W | 0000000в |
| 0011н | DDR3 | Port 3 direction register | R/W | 0000000в |
| 0012н, 0013н | _ | (Disabled) | _ | _ |
| 0014н | PDR5 | Port 5 data register | R/W | 0000000В |
| 0015н | DDR5 | Port 5 direction register | R/W | 0000000в |
| 0016н | PDR6 | Port 6 data register | R/W | 0000000в |
| 0017н | DDR6 | Port 6 direction register | R/W | 0000000в |
| 0018н to 0029н | _ | (Disabled) | _ | _ |
| 002Ан | PDRG | Port G data register | R/W | 0000000в |
| 002Вн | DDRG | Port G direction register | R/W | 0000000в |
| 002Сн | _ | (Disabled) | _ | _ |
| 002Dн | PUL1 | Port 1 pull-up register | R/W | 0000000В |
| 002Ен | PUL2 | Port 2 pull-up register | R/W | 0000000В |
| 002Fн | PUL3 | Port 3 pull-up register | R/W | 0000000В |
| 0030н to 0034н | _ | (Disabled) | _ | |

| Address | Register abbreviation | Register name | R/W | Initial value |
|----------------------|-----------------------|---|-----|---------------|
| 0035н | PULG | Port G pull-up register | R/W | 0000000В |
| 0036н | T01CR1 | 8/16-bit compound timer 01 control status register 1 ch.0 | R/W | 0000000В |
| 0037н | T00CR1 | 8/16-bit compound timer 00 control status register 1 ch.0 | R/W | 0000000В |
| 0038н | T11CR1 | 8/16-bit compound timer 11 control status register 1 ch.1 | R/W | 00000000В |
| 0039н | T10CR1 | 8/16-bit compound timer 10 control status register 1 ch.1 | R/W | 0000000В |
| 003Ан | PC01 | 8/16-bit PPG1 control register ch.0 | R/W | 0000000В |
| 003Вн | PC00 | 8/16-bit PPG0 control register ch.0 | R/W | 0000000В |
| 003Сн | PC11 | 8/16-bit PPG1 control register ch.1 | R/W | 0000000В |
| 003Dн | PC10 | 8/16-bit PPG0 control register ch.1 | R/W | 0000000В |
| 003Ен to 0041н | _ | (Disabled) | _ | _ |
| 0042н | PCNTH0 | 16-bit PPG status control register (Upper byte) ch.0 | R/W | 0000000В |
| 0043н | PCNTL0 | 16-bit PPG status control register (Lower byte) ch.0 | R/W | 0000000В |
| 0044н to 0047н | _ | (Disabled) | _ | _ |
| 0048н | EIC00 | External interrupt circuit control register ch.0/ch.1 | R/W | 0000000В |
| 0049н | EIC10 | External interrupt circuit control register ch.2/ch.3 | R/W | 0000000В |
| 004Ан | EIC20 | External interrupt circuit control register ch.4/ch.5 | R/W | 0000000В |
| 004Вн | EIC30 | External interrupt circuit control register ch.6/ch.7 | R/W | 0000000В |
| 004Сн to 004Fн | _ | (Disabled) | _ | _ |
| 0050н | SCR | LIN-UART serial control register | R/W | 0000000В |
| 0051н | SMR | LIN-UART serial mode register | R/W | 0000000В |
| 0052н | SSR | LIN-UART serial status register | R/W | 00001000в |
| 0053н | RDR/TDR | LIN-UART reception/transmission data register | R/W | 0000000В |
| 0054н | ESCR | LIN-UART extended status control register | R/W | 00000100в |
| 0055н | ECCR | LIN-UART extended communication control register | R/W | 000000XXB |
| 0056н | SMC10 | UART/SIO serial mode control register 1 ch.0 | R/W | 0000000В |
| 0057н | SMC20 | UART/SIO serial mode control register 2 ch.0 | R/W | 00100000в |
| 0058н | SSR0 | UART/SIO serial status register ch.0 | R/W | 0000001в |
| 0059н | TDR0 | UART/SIO serial output data register ch.0 | R/W | 0000000В |
| 005Ан | RDR0 | UART/SIO serial input data register ch.0 | R | 0000000В |
| 005Вн to 005Fн | _ | (Disabled) | _ | _ |

| Address | Register abbreviation | Register name | R/W | Initial value |
|----------------------|-----------------------|---|-----|---------------|
| 0060н | IBCR00 | I ² C bus control register 0 ch.0 | R/W | 0000000В |
| 0061н | IBCR10 | I ² C bus control register 1 ch.0 | R/W | 0000000В |
| 0062н | IBSR0 | I ² C bus status register ch.0 | R | 0000000В |
| 0063н | IDDR0 | I ² C data register ch.0 | R/W | 0000000В |
| 0064н | IAAR0 | I ² C address register ch.0 | R/W | 0000000B |
| 0065н | ICCR0 | I ² C clock control register ch.0 | R/W | 0000000В |
| 0066н to 006Вн | _ | (Disabled) | _ | _ |
| 006Сн | ADC1 | 8/10-bit A/D converter control register 1 | R/W | 0000000В |
| 006Dн | ADC2 | 8/10-bit A/D converter control register 2 | R/W | 0000000В |
| 006Ен | ADDH | 8/10-bit A/D converter data register (Upper byte) | R/W | 0000000В |
| 006Fн | ADDL | 8/10-bit A/D converter data register (Lower byte) | R/W | 0000000В |
| 0070н | WCSR | Watch counter status register | R/W | 0000000В |
| 0071н | _ | (Disabled) | _ | _ |
| 0072н | FSR | Flash memory status register | R/W | 000Х0000в |
| 0073н | SWRE0 | Flash memory sector writing control register 0 | R/W | 0000000В |
| 0074н | SWRE1 | Flash memory sector writing control register 1 | R/W | 0000000В |
| 0075н | _ | (Disabled) | _ | _ |
| 0076н | WREN | Wild register address compare enable register | R/W | 0000000В |
| 0077н | WROR | Wild register data test setting register | R/W | 0000000В |
| 0078н | _ | (Mirror of register bank pointer (RP) and direct bank pointer (DP)) | _ | _ |
| 0079н | ILR0 | Interrupt level setting register 0 | R/W | 111111111 |
| 007Ан | ILR1 | Interrupt level setting register 1 | R/W | 111111111 |
| 007Вн | ILR2 | Interrupt level setting register 2 | R/W | 111111111 |
| 007Сн | ILR3 | Interrupt level setting register 3 | R/W | 111111111 |
| 007Dн | ILR4 | Interrupt level setting register 4 | R/W | 111111111 |
| 007Ен | ILR5 | Interrupt level setting register 5 | R/W | 111111111 |
| 007Fн | _ | (Disabled) | _ | _ |
| 0F80н | WRARH0 | Wild register address setting register (Upper byte) ch.0 | R/W | 0000000В |
| 0F81н | WRARL0 | Wild register address setting register (Lower byte) ch.0 | R/W | 0000000В |
| 0F82н | WRDR0 | Wild register data setting register ch.0 | R/W | 0000000В |
| 0 F83н | WRARH1 | Wild register address setting register (Upper byte) ch.1 | R/W | 0000000В |
| 0F84н | WRARL1 | Wild register address setting register (Lower byte) ch.1 | R/W | 0000000В |
| 0F85н | WRDR1 | Wild register data setting register ch.1 | R/W | 0000000B |

| Address | Register abbreviation | Register name | R/W | Initial value |
|------------------------|-----------------------|--|-----|-----------------------|
| 0F86н | WRARH2 | Wild register address setting register (Upper byte) ch.2 | R/W | 0000000В |
| 0F87н | WRARL2 | Wild register address setting register (Lower byte) ch.2 | R/W | 0000000В |
| 0F88н | WRDR2 | Wild register data setting register ch.2 | R/W | 0000000В |
| 0F89н to 0F91н | _ | (Disabled) | _ | _ |
| 0F92н | T01CR0 | 8/16-bit compound timer 01 control status register 0 ch.0 | R/W | 0000000В |
| 0F93н | T00CR0 | 8/16-bit compound timer 00 control status register 0 ch.0 | R/W | 0000000В |
| 0F94н | T01DR | 8/16-bit compound timer 01 data register ch.0 | R/W | 0000000В |
| 0F95н | T00DR | 8/16-bit compound timer 00 data register ch.0 | R/W | 0000000В |
| 0F96н | TMCR0 | 8/16-bit compound timer 00/01 timer mode control register ch.0 | R/W | 0000000В |
| 0F97н | T11CR0 | 8/16-bit compound timer 11 control status register 0 ch.1 | R/W | 0000000В |
| 0F98н | T10CR0 | 8/16-bit compound timer 10 control status register 0 ch.1 | R/W | 0000000В |
| 0F99н | T11DR | 8/16-bit compound timer 11 data register ch.1 | R/W | 0000000в |
| 0 F9 A н | T10DR | 8/16-bit compound timer 10 data register ch.1 | R/W | 0000000в |
| 0F9Вн | TMCR1 | 8/16-bit compound timer 10/11 timer mode control register ch.1 | R/W | 0000000В |
| 0F9Cн | PPS01 | 8/16-bit PPG1 cycle setting buffer register ch.0 | R/W | 11111111В |
| 0F9Dн | PPS00 | 8/16-bit PPG0 cycle setting buffer register ch.0 | R/W | 111111111В |
| 0F9Ен | PDS01 | 8/16-bit PPG1 duty setting buffer register ch.0 | R/W | 111111111В |
| 0F9Fн | PDS00 | 8/16-bit PPG0 duty setting buffer register ch.0 | R/W | 111111111В |
| 0FА0н | PPS11 | 8/16-bit PPG1 cycle setting buffer register ch.1 | R/W | 111111111В |
| 0FA1н | PPS10 | 8/16-bit PPG0 cycle setting buffer register ch.1 | R/W | 111111111В |
| 0FA2н | PDS11 | 8/16-bit PPG1 duty setting buffer register ch.1 | R/W | 111111111В |
| 0FА3н | PDS10 | 8/16-bit PPG0 duty setting buffer register ch.1 | R/W | 11111111В |
| 0FA4н | PPGS | 8/16-bit PPG starting register | R/W | 0000000В |
| 0FА5н | REVC | 8/16-bit PPG output inversion register | R/W | 0000000В |
| 0FA6н to 0FA9н | _ | (Disabled) | _ | _ |
| 0ГААн | PDCRH0 | 16-bit PPG down counter register (Upper byte) ch.0 | R | 0000000В |
| 0ҒАВн | PDCRL0 | 16-bit PPG down counter register (Lower byte) ch.0 | R | 0000000В |
| 0FACн | PCSRH0 | 16-bit PPG cycle setting buffer register (Upper byte) ch.0 | R/W | 11111111 _B |
| 0FADн | PCSRL0 | 16-bit PPG cycle setting buffer register (Lower byte) ch.0 | R/W | 111111111 |
| 0FAEн | PDUTH0 | 16-bit PPG duty setting buffer register (Upper byte) ch.0 | R/W | 111111111 |
| 0FAFн | PDUTL0 | 16-bit PPG duty setting buffer register (Lower byte) ch.0 | R/W | 11111111В |

(Continued)

| Address | Register abbreviation | Register name | R/W | Initial value |
|----------------------|-----------------------|--|-----|---------------|
| 0FB0н to 0FBBн | _ | (Disabled) | _ | _ |
| 0FВСн | BGR1 | LIN-UART baud rate generator register 1 | R/W | 0000000В |
| 0FBDн | BGR0 | LIN-UART baud rate generator register 0 | R/W | 0000000В |
| 0ГВЕн | PSSR0 | UART/SIO dedicated baud rate generator prescaler selection register ch.0 | R/W | 0000000В |
| 0FBFн | BRSR0 | UART/SIO dedicated baud rate generator baud rate setting register ch.0 | R/W | 0000000В |
| 0FC0н to 0FC2н | _ | (Disabled) | _ | _ |
| 0FС3н | AIDRL | A/D input disable register (Lower byte) | R/W | 0000000В |
| 0FC4н to 0FE2н | _ | (Disabled) | _ | _ |
| 0FE3н | WCDR | Watch counter data register | R/W | 00111111в |
| 0FE4н to 0FE6н | _ | (Disabled) | _ | _ |
| 0FE7н | ILSR2 | Input level select register 2 | R/W | 0000000В |
| 0FE8н, 0FE9н | _ | (Disabled) | _ | _ |
| 0FEAн | CSVCR | Clock supervisor control register | R/W | 00011100в |
| 0FEBн to 0FEDн | _ | (Disabled) | _ | _ |
| 0FEEн | ILSR | Input level select register | R/W | 0000000В |
| 0FEFн | WICR | Interrupt pin control register | R/W | 01000000в |
| 0FF0н to 0FFFн | _ | (Disabled) | _ | _ |

• R/W access symbols

R/W : Readable/Writable

R : Read only W : Write only

• Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to the "(Disabled)". Reading the "(Disabled)" returns an undefined value.

■ INTERRUPT SOURCE TABLE

| | Interrupt | Vector tab | le address | Bit name of | Same level |
|--------------------------------------|-------------------|-------------------|-------------------|-------------------------------------|--|
| Interrupt source | request number | Upper | Lower | interrupt level setting register | priority order (atsimultaneous occurrence) |
| External interrupt ch.0 | IRQ0 | FFFA⊦ | FFFB⊦ | L00 [1 : 0] | High |
| External interrupt ch.4 | InQu | FFFAH | ГГГОН | L00 [1 . 0] | Å |
| External interrupt ch.1 | IRQ1 | FFF8 _H | FFF9 _H | L01 [1 : 0] | |
| External interrupt ch.5 | InQI | ГГГОН | ГГГЭН | LOT [1.0] | |
| External interrupt ch.2 | IRQ2 | FFF6 _H | FFF7 _H | L02 [1 : 0] | |
| External interrupt ch.6 | INQZ | ГГГОН | ГГГ/Н | L02 [1 . 0] | |
| External interrupt ch.3 | IRQ3 | FFF4 _H | FFF5 _H | 1.02 [1 : 0] | |
| External interrupt ch.7 | inus | | ГГГЭН | L03 [1 : 0] | |
| UART/SIO ch.0 | IRQ4 | FFF2 _H | FFF3 _H | L04 [1 : 0] | |
| 8/16-bit compound timer ch.0 (Lower) | IRQ5 | FFF0 _H | FFF1 _H | L05 [1:0] | |
| 8/16-bit compound timer ch.0 (Upper) | IRQ6 | FFEEH | FFEFH | L06 [1:0] | |
| LIN-UART (reception) | IRQ7 | FFECH | FFEDH | L07 [1:0] | |
| LIN-UART (transmission) | IRQ8 | FFEAH | FFEBH | L08 [1 : 0] | |
| 8/16-bit PPG ch.1 (Lower) | IRQ9 | FFE8 _H | FFE9 _H | L09 [1 : 0] | |
| 8/16-bit PPG ch.1 (Upper) | IRQ10 | FFE6 _H | FFE7 _H | L10 [1 : 0] | |
| (Unused) | IRQ11 | FFE4 _H | FFE5 _H | L11 [1:0] | |
| 8/16-bit PPG ch.0 (Upper) | IRQ12 | FFE2 _H | FFE3 _H | L12 [1 : 0] | |
| 8/16-bit PPG ch.0 (Lower) | IRQ13 | FFE0 _H | FFE1 _H | L13 [1:0] | |
| 8/16-bit compound timer ch.1 (Upper) | IRQ14 | FFDEH | FFDF _H | L14 [1 : 0] | |
| 16-bit PPG ch.0 | IRQ15 | FFDCH | FFDDн | L15 [1:0] | |
| I ² C ch.0 | IRQ16 | FFDA⊦ | FFDB⊦ | L16 [1 : 0] | |
| (Unused) | IRQ17 | FFD8 _H | FFD9⊦ | L17 [1:0] | |
| 8/10-bit A/D converter | IRQ18 | FFD6⊦ | FFD7 _H | L18 [1 : 0] | |
| Time-base timer | IRQ19 | FFD4 _H | FFD5 _H | L19 [1:0] | |
| Watch timer/Watch counter | IRQ20 | FFD2 _H | FFD3 _H | L20 [1 : 0] | |
| (Unused) | IRQ21 | FFD0 _H | FFD1 _H | L21 [1 : 0] | |
| 8/16-bit compound timer ch.1 (Lower) | IRQ22 | FFCEH | FFCFh | L22 [1 : 0] | ▼ |
| Flash memory | IRQ23 | FFCCH | FFCDH | L23 [1:0] | Low |

■ ELECTRICAL CHARACTERISTICS


1. Absolute Maximum Ratings

| Parameter | Cumbal | Rating | | Unit | Remarks | | |
|--|--------------------------|-----------|-------------|-------|--|--|--|
| Parameter | Symbol | Min | Max | Unit | nemarks | | |
| Power supply voltage*1 | Vcc AVcc | Vss - 0.3 | Vss + 6.0 | V | *2 | | |
| Input voltage*1 | Vı | Vss - 0.3 | Vss + 6.0 | V | *3 | | |
| Output voltage*1 | Vo | Vss - 0.3 | Vss + 6.0 | V | *3 | | |
| Maximum clamp current | I CLAMP | - 2.0 | + 2.0 | mA | Applicable to pins*4 | | |
| Total maximum clamp current | Σ l $ $ CLAMP $ $ | — | 20 | mA | Applicable to pins*4 | | |
| "L" level maximum | lo _{L1} | | 15 | mA | Other than P00 to P07 | | |
| output current | lol2 | _ | 15 | IIIA | P00 to P07 | | |
| "L" level average | lolav1 | | 4 | mA | Other than P00 to P07 Average output current = operating current × operating ratio (1 pin) | | |
| current | lolav2 | | 12 | IIIA | P00 to P07 Average output current = operating current × operating ratio (1 pin) | | |
| "L" level total maximum output current | Σ loL | _ | 100 | mA | | | |
| "L" level total average output current | Σ lolav | _ | 50 | mA | Total average output current = operating current × operating ratio (Total of pins) | | |
| "H" level maximum | І он1 | | – 15 | 4 | Other than P00 to P07 | | |
| output current | І он2 | | – 15 | mA | P00 to P07 | | |
| "H" level average | Iонаv1 | | - 4 | - mA | Other than P00 to P07 Average output current = operating current × operating ratio (1 pin) | | |
| current | Iонаv2 | _ | - 8 | 111/4 | P00 to P07 Average output current = operating current × operating ratio (1 pin) | | |
| "H" level total maximum output current | ΣІон | _ | - 100 | mA | | | |
| "H" level total average output current | Σ lohav | _ | - 50 | mA | Total average output current = operating current × operating ratio (Total of pins) | | |

(Continued)

| Parameter | Symbol | Rating | | Unit | Remarks |
|-----------------------|----------|-------------|-------|-------|---------|
| raiailletei | Syllibol | Min | Max | Oilit | nemarks |
| Power consumption | Pd | _ | 320 | mW | |
| Operating temperature | TA | - 40 | + 85 | °C | |
| Storage temperature | Tstg | – 55 | + 150 | °C | |

- *1 : The parameter is based on $AV_{SS} = V_{SS} = 0.0 \text{ V}$.
- *2 : Apply equal potential to AVcc and Vcc.
- *3: V_1 and V_2 should not exceed $V_{CC} + 0.3 V$. V_1 must not exceed the rating voltage. However, if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_1 rating.
- *4 : Applicable to pins : P00 to P07, P10 to P15, P20 to P24, P30 to P37, P60 to P67
 - Use within recommended operating conditions.
 - Use at DC voltage (current).
 - +B signal is an input signal that exceeds Vcc voltage. The + B signal should always be applied a limiting resistance placed between the + B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the + B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this affects other devices.
 - Note that if the + B signal is inputted when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the + B input is applied during power-on, the power supply is provided from the pins and the resulting power supply voltage may not be sufficient to operate the power-on reset.
 - Care must be taken not to leave the + B input pin open.
 - Sample recommended circuits :




WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

| Parameter | Symbol | Conditions | Val | ue | Unit | Po | marks | |
|---------------------|----------|----------------|-------------|------|-------|-----------------------------|----------------|--|
| Parameter | Syllibol | Conditions | Min | Max | Ollit | Remarks | | |
| | | | 2.42*1 | 5.5 | ٧ | In normal operation | Other than | |
| Power supply | Vcc, | Vcc, AVcc — | 2.3 | 5.5 | ٧ | Hold condition in Stop mode | MB95FV100D-103 | |
| voltage | AVcc | | 2.7 | 5.5 | ٧ | In normal operation | MB95FV100D-103 | |
| | | | 2.3 | 5.5 | ٧ | Hold condition in Stop mode | 1000-103 | |
| Smoothing capacitor | Cs | | 0.1 | 1.0 | μF | *2 | | |
| Operating | TA | | - 40 | + 85 | °C | Other than MB9 | 5FV100D-103 | |
| temperature | IA | | + 5 | + 35 | °C | MB95FV100D-103 | | |

- *1: The value is 2.88 V when the low voltage detection reset is used. The device operates normally during the time between 2.88 V and low voltage detection, and between release voltage and 2.88 V.
- *2: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. A bypass capacitor of Vcc pin must have a capacitance value higher than Cs. For connection of smoothing capacitor Cs, refer to the diagram below.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. DC Characteristics

(Vcc = AVcc = 5.0 V \pm 10%, AVss = Vss = 0.0 V, T_A = - 40 $^{\circ}C$ to + 85 $^{\circ}C)$

| Parameter | Symbol | Pin name | Conditions | , | Value | | Unit | Remarks |
|----------------------------|-------------------|---|------------|-----------|-------|-----------|-------|---|
| rarameter | Symbol | Fili lialile | Conditions | Min | Тур | Max | Oiiit | |
| "H" level input voltage | V _{IH1} | P10, P67 | *1 | 0.7 Vcc | | Vcc + 0.3 | V | At selecting of CMOS input level |
| | V _{IH2} | P50, P51 | *1 | 0.7 Vcc | | Vss + 5.5 | ٧ | At selecting of CMOS input level |
| | Viha | P00 to P07, P10 to P15, P20 to P24, P30 to P37, P50, P51, P60 to P67, PG1*2, PG2*2 | _ | 0.8 Vcc | _ | Vcc + 0.3 | V | Pin input at selecting of Automotive input level |
| | V _{IHS1} | P00 to P07, P10 to P15, P20 to P24, P30 to P37, P60 to P67, PG1*2, PG2*2 | *1 | 0.8 Vcc | _ | Vcc + 0.3 | V | Hysteresis input |
| | V _{IHS2} | P50, P51 | *1 | 0.8 Vcc | _ | Vss + 5.5 | V | Hysteresis input |
| | V _{ІНМ} | RST, MOD | _ | 0.7 Vcc | | Vcc + 0.3 | V | CMOS input (Flash memory product) |
| | | TIOT, WIOD | | 0.8 Vcc | | Vcc + 0.3 | V | Hysteresis input (MASK ROM product) |
| | VIL | P10, P50, P51, P67 | *1 | Vss - 0.3 | | 0.3 Vcc | ٧ | At selecting of CMOS input level |
| | Vila | P00 to P07, P10 to P15, P20 to P24, P30 to P37, P50, P51, P60 to P67, PG1*2, PG2*2 | | Vss – 0.3 | | 0.5 Vcc | ٧ | Pin input at selecting of Automotive input level |
| "L" level input voltage | VILS | P00 to P07, P10 to P15, P20 to P24, P30 to P37, P50, P51, P60 to P67, PG1*2, PG2*2 | *1 | Vss - 0.3 | _ | 0.2 Vcc | V | Hysteresis input |
| | VILM | RST, MOD | _ | Vss – 0.3 | _ | 0.3 Vcc | V | CMOS input (Flash memory product) |
| | VILM | , | | Vss - 0.3 | — | 0.2 Vcc | V | Hysteresis input (MASK ROM product) |

(Vcc = AVcc = 5.0 V \pm 10%, AVss = Vss = 0.0 V, T_A = - 40 °C to + 85 °C)

| Parameter | Symbol | Pin name | Conditions | | Value | • | Unit | Remarks |
|--|------------------|--|--|------------|-------|-----------|------|---|
| | | | | Min | Тур | Max | | |
| Open-drain output application voltage | V D | P50, P51 | _ | Vss - 0.3 | _ | Vss + 5.5 | ٧ | |
| "H" level output voltage | V _{OH1} | Output pin other than P00 to P07 | Iон = - 4.0 mA | Vcc - 0.5 | | _ | V | |
| | V _{OH2} | P00 to P07 | lон = − 8.0 mA | Vcc - 0.5 | _ | _ | V | |
| "L" level | V _{OL1} | Output pin other than P00 to P07 | IoL = 4.0 mA | _ | | 0.4 | V | |
| voltage | V _{OL2} | P00 to P07 | IoL = 12 mA | _ | _ | 0.4 | V | |
| Input leakage current (Hi-Z output leakage current) | lu | Port other than P50, P51 | 0.0 V < V _I < Vcc | – 5 | _ | + 5 | μΑ | When the pull- up prohibition setting |
| Open-drain output leakage current | Інор | P50, P51 | 0.0 V < V _I < Vss + 5.5 V | _ | _ | 5 | μΑ | |
| Pull-up resistor | Rpull | P10 to P15, P20 to P24, P30 to P37, PG1*2, PG2*2 | V _I = 0.0 V | 25 | 50 | 100 | kΩ | When the pull- up permission setting |
| Pull-down resistor | Rмор | MOD | Vı = Vcc | 25 | 50 | 100 | kΩ | MASK ROM product |
| Input capacitance | Cin | Other than AVcc, AVss, Vcc, Vss | f = 1 MHz | _ | 5 | 15 | pF | |
| Power supply current*3 | Icc | Vcc (External clock operation) | Vcc = 5.5 V FcH = 20 MHz FMP = 10 MHz Main clock mode (divided by 2) | _ | 9.5 | 12.5 | mA | Flash memory product (at other than Flash memory writing and erasing) |
| | | | | _ | 30 | 35 | mA | Flash memory product (at Flash memory writing and erasing) |
| | | | | | 7.2 | 9.5 | mA | MASK ROM product |

(Vcc = AVcc = 5.0 V \pm 10%, AVss = Vss = 0.0 V, T_A = - 40 $^{\circ}C$ to + 85 $^{\circ}C)$

| Parameter | Symbol | Pin name | Conditions | Value | | | Unit | Remarks | |
|------------------------|---------|--------------------------------------|---|-------|------|------|-------|--|--|
| | | | Conditions | Min | Тур | Max | Oiiit | Hemarks | |
| Power supply current*3 | lcc | Vcc (External clock operation) | Vcc = 5.5 V Fch = 32 MHz FMP = 16 MHz Main clock mode (divided by 2) | _ | 15.2 | 20.0 | mA | Flash memory product (at other than Flash memory writing and erasing) | |
| | | | | | 35.7 | 42.5 | mA | Flash memory product (at Flash memory writing and erasing) | |
| | | | | _ | 11.6 | 15.2 | mA | MASK ROM product | |
| | Iccs | | Vcc = 5.5 V FcH = 20 MHz FMP = 10 MHz Main sleep mode (divided by 2) | _ | 4.5 | 7.5 | mA | | |
| | | | Vcc = 5.5 V Fch = 32 MHz FMP = 16 MHz Main sleep mode (divided by 2) | _ | 7.2 | 12.0 | mA | | |
| | IccL | | $V_{\text{CC}} = 5.5 \text{ V}$ $F_{\text{CL}} = 32 \text{ kHz}$ $F_{\text{MPL}} = 16 \text{ kHz}$ Sub clock mode $\text{(divided by 2)},$ $T_{\text{A}} = +25 ^{\circ}\text{C}$ | _ | 45 | 100 | μА | | |
| | Iccls | | $V_{CC} = 5.5 \text{ V}$ $F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Sub sleep mode (divided by 2), $T_{A} = +25 \text{ °C}$ | _ | 10 | 81 | μА | | |
| | Ісст | | $V_{CC} = 5.5 \text{ V}$ $F_{CL} = 32 \text{ kHz}$ Watch mode Main stop mode $T_{A} = +25 \text{ °C}$ | _ | 4.6 | 27 | μА | | |
| | ICCMPLL | | Vcc = 5.5 V FcH = 4 MHz FMP = 10 MHz Main PLL mode (multiplied by 2.5) | | 9.3 | 12.5 | mA | Flash memory product | |
| | | | | _ | 7.0 | 9.5 | mA | MASK ROM product | |
| | | | Vcc = 5.5 V Fch = 6.4 MHz | _ | 14.9 | 20.0 | mA | Flash memory product | |
| | | | FMP = 16 MHz Main PLL mode (multiplied by 2.5) | _ | 11.2 | 15.2 | mA | MASK ROM product | |
| | | | <u> </u> | | | | | (Continued) | |

(Continued)

(Vcc = AVcc = 5.0 V \pm 10%, AVss = Vss = 0.0 V, TA = -40 °C to +85 °C)

| Parameter | Sym- bol | Pin name | Conditions | | Value | 7.0 V, 1A | Unit | Remarks |
|------------------------------|-------------|--------------------------------------|--|-----|-------|-----------|------|---|
| | | | | Min | Тур | Max | | |
| Power supply current*3 | ICCSPLL | Vcc (External clock operation) | $V_{CC} = 5.5 \text{ V}$ $F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 128 \text{ kHz}$ Sub PLL mode (multiplied by 4) $T_A = +25 \text{ °C}$ | | 160 | 400 | μΑ | |
| | Істѕ | | $V_{CC} = 5.5 \text{ V}$ $F_{CH} = 10 \text{ MHz}$ T_{Ime} -base timer mode $T_{A} = +25 \text{ °C}$ | | 0.15 | 1.10 | mA | |
| | Іссн | | Vcc = 5.5 V Sub stop mode T _A = +25 °C | _ | 5 | 20 | μΑ | Main stop mode for single clock product |
| | ILVD | · Vcc | Current consumption for low voltage detection circuit only | | 38 | 50 | μΑ | |
| | Icsv | | At oscillating 100 kHz current consumption of built-in CR oscillator | | 20 | 36 | μΑ | |
| | lΑ | AVcc | Vcc = 5.5 V Fch = 16 MHz At operating of A/D conversion | _ | 2.4 | 4.7 | mA | |
| | Іан | | Vcc = 5.5 V FcH = 16 MHz At stopping A/D conversion TA = +25 °C | _ | 1 | 5 | μΑ | |

^{*1:} P10, P50, P51, and P67 can switch the input level to either the "CMOS input level" or "hysteresis input level". The switching of the input level can be set by the input level selection register (ILSR).

- Refer to "4. AC Characteristics (1) Clock Timing" for Fch and Fcl.
- Refer to "4. AC Characteristics (2) Source Clock/Machine Clock" for FMP and FMPL.

^{*2:} Single clock products only


^{*3: •} The power-supply current is determined by the external clock. When both low voltage detection option and clock supervisor are selected, the power-supply current will be a value of adding current consumption of the low voltage detection circuit (ILVD) and current consumption of built-in CR oscillator (Icsv) to the specified value.


4. AC Characteristics


(1) Clock Timing

(Vcc = 2.42 V to 5.5 V, AVss = Vss = 0.0 V, $T_A = -40 \, ^{\circ}\text{C}$ to $+85 \, ^{\circ}\text{C}$)

| | Sym | | Condi- | | Value | | | v, 1A = 40 0 to 1 03 0) |
|-------------------------------------|---------------|----------|--------|------|--------|-------|------|---|
| Parameter | Sym- bol | Pin name | tions | Min | Тур | Max | Unit | Remarks |
| | | | | 1.00 | _ | 16.25 | MHz | When using main oscillation circuit |
| | | | | 1.00 | | 32.50 | MHz | When using external clock |
| | Fсн | X0, X1 | | 3.00 | | 10.00 | MHz | Main PLL multiplied by 1 |
| | | | | 3.00 | _ | 8.13 | MHz | Main PLL multiplied by 2 |
| Clock frequency | | | | 3.00 | | 6.50 | MHz | Main PLL multiplied by 2.5 |
| | | | | 3.00 | | 4.06 | MHz | Main PLL multiplied by 4 |
| | FcL | X0A, X1A | | | 32.768 | | kHz | When using sub oscillation circuit |
| | | | _ | | 32.768 | _ | kHz | When using sub PLL Vcc = 2.3 V to 3.6 V |
| | thcyl | X0, X1 | | 61.5 | _ | 1000 | ns | When using main oscillation circuit |
| Clock cycle time | | | | 30.8 | _ | 1000 | ns | When using external clock |
| | t LCYL | X0A, X1A | | | 30.5 | _ | μs | When using sub oscillation circuit |
| lanut alaak nulaa width | twH1 twL1 | X0 | | 61.5 | _ | _ | ns | When using external clock |
| Input clock pulse width | twH2 | X0A | | | 15.2 | | μs | Duty ratio is about 30% to 70%. |
| Input clock rise time and fall time | tcr tcr | X0, X0A | | | | 5 | ns | When using external clock |








(2) Source Clock/Machine Clock

 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C})$


| Parameter | Sym- | Condi- | | Value | | Unit | Remarks |
|---|-------------|--------|--------|-------|---------|-------|--|
| Farameter | bol | tions | Min | Тур | Max | Ollit | nemarks |
| Source clock cycle time*1 | tsclk | | 61.5 | _ | 2000 | ns | When using main clock Min: F _{CH} = 8.125 MHz, PLL multiplied by 2 Max: F _{CH} = 1 MHz, divided by 2 |
| (Clock before setting division) | ISCLK | | 7.6 | _ | 61.0 | μs | When using sub clock Min: FcL = 32 kHz, PLL multiplied by 4 Max: FcL = 32 kHz, divided by 2 |
| Source clock | Fsp | | 0.50 | | 16.25 | MHz | When using main clock |
| frequency | FSPL | | 16.384 | _ | 131.072 | kHz | When using sub clock |
| Machine clock cycle time*2 (Minimum | twclk | _ | 61.5 | _ | 32000 | ns | When using main clock Min: F _{SP} = 16.25 MHz, no division Max: F _{SP} = 0.5 MHz, divided by 16 |
| instruction execution time) | IMCLK | | 7.6 | _ | 976.5 | μs | When using sub clock Min: F _{SPL} = 131 kHz, no division Max: F _{SPL} = 16 kHz, divided by 16 |
| Machine clock | F мР | | 0.031 | _ | 16.250 | MHz | When using main clock |
| frequency | FMPL | | 1.024 | _ | 131.072 | kHz | When using sub clock |

- *1: Clock before setting division due to machine clock division ratio selection bit (SYCC: DIV1 and DIV0). This source clock is divided by the machine clock division ratio selection bit (SYCC: DIV1 and DIV0), and it becomes the machine clock. Further, the source clock can be selected as follows.
 - Main clock divided by 2
 - PLL multiplication of main clock (select from 1, 2, 2.5, 4 multiplication)
 - Sub clock divided by 2
 - PLL multiplication of sub clock (select from 2, 3, 4 multiplication)
- *2: Operation clock of the microcontroller. Machine clock can be selected as follows.
 - Source clock (no division)
 - Source clock divided by 4
 - Source clock divided by 8
 - Source clock divided by 16




• Operating voltage – Operating frequency ($T_A = -40 \, ^{\circ}\text{C}$ to $+85 \, ^{\circ}\text{C}$)

 MB95117M/F114MS/F114NS/F114JS/F116MS/F116NS/F116JS/F118MS/F118NS/F118JS/F114MW/F114NW/ MB95F114JW/F116MW/F116JW/F116JW/F118MW/F118 NW/F118JW




Source clock frequency (FSPL)




Source clock frequency (Fsp)




• MB95FV100D-103



Source clock frequency (FSPL)



Source clock frequency (Fsp)




(3) External Reset

$$(Vcc = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_A = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C})$$

| Parameter | Symbol | Pin | Condi- | Value | | Unit | Remarks | |
|---------------------------|---------------|------|--------|--|-----|-------|---|--|
| Parameter Symbo | | name | tions | Min | Max | Oilit | nemarks | |
| | | | | 2 tмськ*1 | _ | ns | At normal operating | |
| RST "L" level pulse width | t RSTL | RST | _ | Oscillation time of oscillator*2 + 100 | | μs | At stop mode, sub clock mode, sub sleep mode, and watch mode | |
| | | | | 100 | _ | μs | At time-base timer mode | |


- *1 : Refer to " (2) Source Clock/Machine Clock" for tmclk.
- *2 : Oscillation start time of oscillator is the time that the amplitude reaches 90 %. In the crystal oscillator, the oscillation time is between several ms and tens of ms. In ceramic oscillators, the oscillation time is between hundreds of μ s and several ms. In the external clock, the oscillation time is 0 ms.




(4) Power-on Reset

$$(AVss = Vss = 0.0 \text{ V}, T_A = -40 \,^{\circ}\text{C to} + 85 \,^{\circ}\text{C})$$

| Parameter | Symbol | Pin | Conditions | Value | | Unit | Remarks |
|--------------------------|----------|------|------------|-------|-----|-------|-----------------------------|
| raiametei | Syllibol | name | Conditions | Min | Max | Oilit | nemarks |
| Power supply rising time | t⊓ | | | _ | 50 | ms | |
| Power supply cutoff time | toff | Vcc | | 1 | | ms | Waiting time until power-on |



Note: Sudden change of power supply voltage may activate the power-on reset function. When changing power supply voltages during operation, set the slope of rising within 30 mV/ms as shown below.




(5) Peripheral Input Timing

(Vcc = 5.0 V \pm 10%, AVss = Vss = 0.0 V, T_A = -40 °C to +85 °C)

| Parameter | Symbol Condi- | | Val | ue | Unit | |
|-------------------------------------|---------------|-------|---------------------|----------|------|-------|
| Parameter | Syllibol | tions | Fili liame | Min | Max | Oilit |
| Peripheral input "H" pulse width | tı∟ıн | | INT00 to INT07, | 2 tmclk* | _ | ns |
| Peripheral input "L" pulse width | tıнı∟ | _ | EC0, EC1, TRG0/ADTG | 2 tmclk* | _ | ns |

^{*:} Refer to "(2) Source Clock/Machine Clock" for tmclk.




(6) UART/SIO, Serial I/O Timing

(Vcc = 5.0 V \pm 10%, AVss = Vss = 0.0 V, T_A = -40 °C to +85 °C)

| Parameter | Symbol | Pin name | Conditions | Va | Unit | |
|--|---------------|--------------|--------------------------------------|------------------|-------|-------|
| Parameter | Syllibol | Fili Ilalile | Conditions | Min | Max | Ollit |
| Serial clock cycle time | tscyc | UCK0 | | 4 t мськ* | _ | ns |
| $UCK\ \downarrow \to UO\ time$ | tslov | UCK0, UO0 | Internal clock operation Output pin: | - 190 | + 190 | ns |
| Valid UI → UCK ↑ | tıvsн | UCK0, UI0 | C _L = 80 pF + 1TTL. | 2 t мськ* | _ | ns |
| $UCK \uparrow \to valid \; UI \; hold \; time$ | tsнıx | UCK0, UI0 | | 2 t мськ* | _ | ns |
| Serial clock "H" pulse width | t shsl | UCK0 | | 4 t мськ* | _ | ns |
| Serial clock "L" pulse width | t slsh | UCK0 | External clock operation | 4 t мськ* | _ | ns |
| $UCK\downarrow \to UO$ time | t sLov | UCK0, UO0 | Output pin: | | 190 | ns |
| Valid UI → UCK ↑ | tıvsн | UCK0, UI0 | C _L = 80 pF + 1TTL. | 2 t мськ* | | ns |
| UCK $\uparrow \rightarrow$ valid UI hold time | tsнıх | UCK0, UI0 | | 2 t мськ* | | ns |

^{*:} Refer to "(2) Source Clock/Machine Clock" for tmclk.



(7) LIN-UART Timing

Sampling at the rising edge of sampling clock¹ and prohibited serial clock delay²

(ESCR register : SCES bit = 0, ECCR register : SCDE bit = 0)


 $(Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, T_A = -40 °C to +85 °C)$

| Parameter | Sym- | Pin name | Conditions | Va | lue | Unit |
|--|--------|------------|--|-------------------------------|----------------|-------|
| Parameter | bol | Finitianie | Conditions | Min | Max | Ollit |
| Serial clock cycle time | tscyc | SCK | | 5 t мськ* ³ | _ | ns |
| $SCK \downarrow \to SOT$ delay time | tslovi | SCK, SOT | Internal clock operation output pin : | -95 | + 95 | ns |
| Valid SIN → SCK ↑ | tıvsнı | SCK, SIN | $C_L = 80 \text{ pF} + 1 \text{ TTL}.$ | tмськ*3 + 190 | _ | ns |
| $SCK \uparrow \rightarrow valid SIN hold time$ | tshixi | SCK, SIN | • | 0 | _ | ns |
| Serial clock "L" pulse width | tslsh | SCK | | 3 tмськ*3 — tr | _ | ns |
| Serial clock "H" pulse width | tshsl | SCK | | tмськ*3 + 95 | _ | ns |
| $SCK \downarrow \to SOT$ delay time | tslove | SCK, SOT | External clock | _ | 2 tmclk*3 + 95 | ns |
| Valid SIN → SCK ↑ | tivshe | SCK, SIN | operation output pin: | 190 | _ | ns |
| $SCK \uparrow \rightarrow valid SIN hold time$ | tshixe | SCK, SIN | $C_L = 80 \text{ pF} + 1 \text{ TTL}.$ | tмськ*3 + 95 | _ | ns |
| SCK fall time | t⊧ | SCK | | | 10 | ns |
| SCK rise time | tr | SCK | | _ | 10 | ns |

^{*1 :} Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

^{*2 :} Serial clock delay function is used to delay half clock for the output signal of serial clock.

^{*3:} Refer to " (2) Source Clock/Machine Clock" for tmclk.



Sampling at the falling edge of sampling clock¹ and prohibited serial clock delay²

(ESCR register : SCES bit = 1, ECCR register : SCDE bit = 0)


 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ TA} = -40 ^{\circ}\text{C to } + 85 ^{\circ}\text{C})$

| Parameter | Sym- | Pin name | Conditions | Va | lue | Unit |
|---|----------------|--------------|---|-------------------------------|----------------|-------|
| Parameter | bol | Pili lialile | Conditions | Min | Max | Offic |
| Serial clock cycle time | tscyc | SCK | | 5 t мськ* ³ | _ | ns |
| $SCK \uparrow \to SOT$ delay time | t shovi | SCK, SOT | Internal clock | -95 | + 95 | ns |
| Valid SIN \rightarrow SCK \downarrow | tıvslı | SCK, SIN | operation output pin : $C_L = 80 \text{ pF} + 1 \text{ TTL}.$ | tмськ*3 + 190 | _ | ns |
| $SCK \downarrow \to valid \; SIN \; hold \; time$ | t slixi | SCK, SIN | | 0 | _ | ns |
| Serial clock "H" pulse width | t shsl | SCK | | 3 tмськ*3 — tr | _ | ns |
| Serial clock "L" pulse width | t slsh | SCK | | t мськ*3 + 95 | _ | ns |
| $SCK \uparrow \to SOT$ delay time | t shove | SCK, SOT | External clock | _ | 2 tmclk*3 + 95 | ns |
| Valid SIN \rightarrow SCK $↓$ | tivsle | SCK, SIN | operation output pin : | 190 | _ | ns |
| $SCK \downarrow \to valid \; SIN \; hold \; time$ | tslixe | SCK, SIN | C∟ = 80 pF + 1 TTL. | t мськ*3 + 95 | _ | ns |
| SCK fall time | t⊧ | SCK | | _ | 10 | ns |
| SCK rise time | t⊓ | SCK | | | 10 | ns |

^{*1 :} Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

^{*2 :} Serial clock delay function is used to delay half clock for the output signal of serial clock.

^{*3:} Refer to "(2) Source Clock/Machine Clock" for tmclk.




Sampling at the rising edge of sampling clock¹ and enabled serial clock delay²

(ESCR register : SCES bit = 0, ECCR register : SCDE bit = 1)

 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ TA} = -40 ^{\circ}\text{C to } + 85 ^{\circ}\text{C})$

| Parameter | Sym- | Din nome | Canditions | Val | Unit | |
|---|--------------------------------|----------|--|-------------------------------|-----------|----|
| Parameter | ameter Pin name Conditions | | Min | Max | Oilit | |
| Serial clock cycle time | tscyc | SCK | | 5 t мськ* ³ | _ | ns |
| $SCK \uparrow \to SOT$ delay time | t shovi | SCK, SOT | Internal clock | -95 | + 95 | ns |
| Valid SIN $ ightarrow$ SCK \downarrow | tıvslı | SCK, SIN | operation output pin : | tмськ*3 + 190 | _ | ns |
| $SCK \downarrow \to valid SIN hold time$ | tslixi | SCK, SIN | $C_L = 80 \text{ pF} + 1 \text{ TTL}.$ | 0 | _ | ns |
| $SOT \to SCK \downarrow delay\ time$ | tsovu | SCK, SOT | | | 4 tmclk*3 | ns |

- *1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.
- *2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.
- *3: Refer to " (2) Source Clock/Machine Clock" for tmclk.




Sampling at the falling edge of sampling clock¹ and enabled serial clock delay²

(ESCR register : SCES bit = 1, ECCR register : SCDE bit = 1)

 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to } + 85 \,^{\circ}\text{C})$

| Davamatav | Sym- | Din nama | Conditions | Valu | Unit | |
|---|----------------|----------|--|-------------------------------|-----------|-----|
| Parameter | bol | Pin name | Conditions | Min | Max | Onn |
| Serial clock cycle time | tscyc | SCK | | 5 t мськ* ³ | _ | ns |
| $SCK \downarrow \to SOT$ delay time | tsLovi | SCK, SOT | Internal clock | -95 | + 95 | ns |
| Valid SIN → SCK ↑ | tıvsнı | SCK, SIN | operating output pin : | tмськ*3 + 190 | _ | ns |
| $SCK \uparrow \to valid \; SIN \; hold \; time$ | t shixi | SCK, SIN | $C_L = 80 \text{ pF} + 1 \text{ TTL}.$ | 0 | _ | ns |
| $SOT \rightarrow SCK \uparrow delay time$ | tsovнı | SCK, SOT | | | 4 tmcLK*3 | ns |

- *1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.
- *2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.
- *3: Refer to " (2) Source Clock/Machine Clock" for tmclk.




(8) I2C Timing

 $(Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, T_A = -40 ^{\circ}C to +85 ^{\circ}C)$

| | | | | | Val | ue | | |
|---|-----------------|--------------|---------------------------|------------------|--------|--------------|-------|------|
| Parameter | Symbol | Pin name | Conditions | Standard mode | | Fast mode | | Unit |
| | | | | Min | Max | Min | Max | |
| SCL clock frequency | fscL | SCL0 | | 0 | 100 | 0 | 400 | kHz |
| (Repeat) Start condition hold time SDA $\downarrow \to$ SCL \downarrow | thd;sta | SCL0 SDA0 | | 4.0 | | 0.6 | _ | μs |
| SCL clock "L" width | tLOW | SCL0 | | 4.7 | _ | 1.3 | _ | μs |
| SCL clock "H" width | t HIGH | SCL0 | | 4.0 | _ | 0.6 | _ | μs |
| (Repeat) Start condition setup time SCL $\uparrow \rightarrow$ SDA \downarrow | tsu;sta | SCL0 SDA0 | $R = 1.7 \text{ k}\Omega$ | 4.7 | | 0.6 | _ | μs |
| Data hold time SCL \downarrow \rightarrow SDA \downarrow \uparrow | thd;dat | SCL0 SDA0 | C = 50 pF*1 | 0 | 3.45*2 | 0 | 0.9*3 | μs |
| Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow | tsu;dat | SCL0 SDA0 | | 0.25 | | 0.1 | _ | μs |
| Stop condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow | t su;sто | SCL0 SDA0 | | 4 | _ | 0.6 | _ | μs |
| Bus free time between stop condition and start condition | t BUF | SCL0 SDA0 | | 4.7 | | 1.3 | | μs |

- *1: R, C: Pull-up resistor and load capacitor of the SCL and SDA lines.
- *2: The maximum thd; DAT have only to be met if the device dose not stretch the "L" width (tLow) of the SCL signal.
- *3 : A fast-mode I²C-bus device can be used in a standard-mode I²C-bus system, but the requirement $t_{SU;DAT} \ge 250$ ns must then be met.



(Vcc = 5.0 V \pm 10%, AVss = Vss = 0.0 V, T_A = -40 °C to +85 °C)

| | Sym- | Pin | Condi- | Valu | ie* ² | | , |
|--|-----------------|--------------|---------------------------------|-----------------------------------|-------------------------------------|------|---|
| Parameter | bol | name | tions | Min | Max | Unit | Remarks |
| SCL clock "L" width | tLOW | SCL0 | | (2 + nm / 2) tmclk - 20 | _ | ns | Master mode |
| SCL clock "H" width | t HIGH | SCL0 | | (nm / 2) t _{MCLK} - 20 | (nm / 2) tmclk + 20 | ns | Master mode |
| Start condition hold time | thd;sta | SCL0 SDA0 | | (-1 + nm / 2) tмсLк - 20 | (-1 + nm) tmcLK + 20 | ns | Master mode Maximum value is applied when m, n = 1, 8. Otherwise, the minimum value is applied. |
| Stop condition setup time | t su;sто | SCL0 SDA0 | | (1 + nm / 2) tmcLK - 20 | (1 + nm / 2) t _{MCLK} + 20 | ns | Master mode |
| Start condition setup time | t su;sta | SCL0 SDA0 | | (1 + nm / 2) tmcLK - 20 | (1 + nm / 2) t _{MCLK} + 20 | ns | Master mode |
| Bus free time between stop condition and start condition | t BUF | SCL0 SDA0 | | (2 nm + 4) t _{MCLK} - 20 | _ | ns | |
| Data hold time | thd;dat | SCL0 SDA0 | | 3 tмськ — 20 | | ns | Master mode |
| Data setup time | tsu;dat | SCL0 SDA0 | $R = 1.7 kΩ$, $C = 50 pF^{*1}$ | (-2 + nm / 2) tмсLк - 20 | (-1 + nm / 2) tmcLK + 20 | ns | Master mode When assuming that "L" of SCL is not extended, the minimum value is applied to first bit of continuous data. Otherwise, the maximum value is applied. |
| Setup time between clearing interrupt and SCL rising | tsu;ınt | SCL0 | | (nm / 2) t _{MCLK} - 20 | (1 + nm / 2) tmcLK + 20 | ns | Minimum value is applied to interrupt at 9th SCL↓. Maximum value is applied to interrupt at 8th SCL↓. |
| SCL clock "L" width | tLOW | SCL0 | | 4 tмськ — 20 | | ns | At reception |
| SCL clock "H" width | t HIGH | SCL0 | | 4 tмськ — 20 | _ | ns | At reception |
| Start condition detection | t hd;sta | SCL0 SDA0 | | 2 tmclk - 20 | _ | ns | Undetected when 1 tmclk is used at reception |
| Stop condition detection | t su;sто | SCL0 SDA0 | | 2 tmclk - 20 | _ | ns | Undetected when 1 tmclk is used at reception |
| Restart condition detection condition | t su;sta | SCL0 SDA0 | | 2 tмськ — 20 | _ | ns | Undetected when 1 tmclk is used at reception |
| Bus free time | t BUF | SCL0 SDA0 | | 2 tмськ — 20 | _ | ns | At reception |
| Data hold time | thd;dat | SCL0 SDA0 | | 2 tмськ — 20 | _ | ns | At slave transmission mode |
| Data setup time | t su;dat | SCL0 SDA0 | | tLow - 3 tMCLK - 20 | _ | ns | At slave transmission mode |

(Continued)

(Continued)

$$(Vcc = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to } + 85 \,^{\circ}\text{C})$$

| Parameter | Sym- | Pin | Condi- | Value*2 | Unit | | Remarks |
|--|----------|--------------|---|--|------|-------|--------------|
| raiailletei | bol name | | tions | Min | Max | Oilit | |
| Data hold time | thd;dat | SCL0 SDA0 | | 0 | _ | ns | At reception |
| Data setup time | tsu;dat | | $R = 1.7 \text{ k}\Omega$, $C = 50 \text{ pF}^{*1}$ | tмськ — 20 | _ | ns | At reception |
| $SDA \downarrow \rightarrow SCL\uparrow$ (at wake-up function) | twakeup | SCL0 SDA0 | о оор. | Oscillation stabilization wait time + 2 tmclk - 20 | l | ns | |

^{*1 :} R, C : Pull-up resistor and load capacitor of the SCL and SDA lines.

- *2: Refer to "(2) Source Clock/Machine Clock" for tmclk.
 - m is CS4 bit and CS3 bit (bit 4 and bit 3) of clock control register (ICCR0).
 - n is CS2 bit to CS0 bit (bit 2 to bit 0) of clock control register (ICCR0).
 - Actual timing of I²C is determined by m and n values set by the machine clock (t_{MCLK}) and CS4 to CS0 of ICCR0 register.
 - Standard-mode:

m and n can be set at the range : $0.9 \text{ MHz} < t_{\text{MCLK}}$ (machine clock) < 10 MHz. Setting of m and n limits the machine clock that can be used below.

• Fast-mode :


m and n can be set at the range : $3.3 \text{ MHz} < t_{\text{MCLK}}$ (machine clock) < 10 MHz. Setting of m and n limits the machine clock that can be used below.

 $\begin{array}{lll} (m,\,n) \,=\, (1,\,8) & : \, 3.3 \; \text{MHz} < t_{\text{MCLK}} \leq 4 \; \text{MHz} \\ (m,\,n) \,=\, (1,\,22) \;,\; (5,\,4) & : \, 3.3 \; \text{MHz} < t_{\text{MCLK}} \leq 8 \; \text{MHz} \\ (m,\,n) \,=\, (6,\,4) & : \, 3.3 \; \text{MHz} < t_{\text{MCLK}} \leq 10 \; \text{MHz} \end{array}$

(9) Low Voltage Detection

(AVss = Vss = 0.0 V,
$$T_A = -40 \, ^{\circ}\text{C}$$
 to $+85 \, ^{\circ}\text{C}$)

| | Sym- | Condi- | Value | | | | | |
|---------------------------------------|-------------------|--------|-------|------|------|------|---|--|
| Parameter | bol | tions | Min | Тур | Max | Unit | Remarks | |
| Release voltage | V_{DL+} | | 2.52 | 2.70 | 2.88 | V | At power-supply rise | |
| Detection voltage | V _{DL} - | | 2.42 | 2.60 | 2.78 | V | At power-supply fall | |
| Hysteresis width | VHYS | | 70 | 100 | | mV | | |
| Power-supply start voltage | Voff | | _ | | 2.3 | V | | |
| Power-supply end voltage | Von | 1 | 4.9 | | _ | V | | |
| Power-supply voltage | | | 0.3 | _ | _ | μs | Slope of power supply that reset release signal generates | |
| change time (at power supply rise) | tr | _ | _ | 3000 | _ | μs | Slope of power supply that reset release signal generates within rating (V _{DL+}) | |
| Power-supply voltage | | - | 300 | _ | _ | μs | Slope of power supply that reset detection signal generates | |
| change time (at power supply fall) | tf | | | 300 | | μs | Slope of power supply that reset detection signal generates within rating (V _{DL} -) | |
| Reset release delay time | t d1 | | | | 400 | μs | | |
| Reset detection delay time | t _{d2} | 1 | _ | | 30 | μs | | |
| Current consumption | ILVD | | — | 38 | 50 | μА | Current consumption for low voltage detection circuit only | |



(10) Clock Supervisor Clock

(Vcc = AVcc = 5.0 V \pm 10%, AVss = Vss = 0.0 V, T_A = -40 °C to + 85 °C)

| Donometer | Cymbol | Condi- | | Value | | Unit | Remarks |
|------------------------|------------------|--------|-----|-------|-----|-------|--|
| Parameter | Parameter Symbol | | Min | Тур | Max | Offic | neiliaiks |
| Oscillation frequency | fоит | | 50 | 100 | 200 | kHz | |
| Oscillation start time | twk | | _ | _ | 10 | μs | |
| Current consumption | Icsv | | _ | 20 | 36 | μs | Current consumption of built-in CR oscillator, at oscillation of 100 kHz |

5. A/D Converter

(1) A/D Converter Electrical Characteristics


(AVcc = Vcc = 4.0 V to 5.5 V, AVss = Vss = 0.0 V, $T_A = -40 \, ^{\circ}\text{C}$ to $+85 \, ^{\circ}\text{C}$)


| Parameter | Sym- | Condi- | | Value | | Unit | Remarks | |
|-------------------------------------|------------------|--------|----------------|----------------|----------------|--|--|--|
| Parameter | bol | tions | Min | Тур | Max | Onit | nemarks | |
| Resolution | | | _ | _ | 10 | bit | | |
| Total error | | | - 3.0 | | + 3.0 | LSB | | |
| Linearity error | _ | | - 2.5 | | + 2.5 | LSB | | |
| Differential linear error | | | - 1.9 | _ | + 1.9 | LSB | | |
| Zero transition voltage | Vот | | AVss – 1.5 LSB | AVss + 0.5 LSB | AVss + 2.5 LSB | V | | |
| Full-scale transition voltage | V _{FST} | | AVcc – 3.5 LSB | AVcc – 1.5 LSB | AVcc + 0.5 LSB | V | | |
| Compare time | | | 0.9 | | 16500 | μs | 4.5 V ≤ AVcc ≤ 5.5 V | |
| Compare time | _ | | 1.8 | | 16500 | μs | 4.0 V ≤ AVcc < 4.5 V | |
| Sampling time | _ | 0.6 | _ | ∞ | μs | $4.5 \text{ V} \le \text{AVcc} \le 5.5 \text{ V},$ At external impedance < $5.4 \text{ k}\Omega$ | | |
| | | | 1.2 | _ | ∞ | μs | $4.0~V \le AVcc < 4.5~V$, At external impedance < $2.4~k\Omega$ | |
| Analog input current | Iain | | -0.3 | _ | + 0.3 | μΑ | | |
| Analog input voltage | Vain | | AVss | _ | AVcc | V | | |
| Reference voltage | _ | | AVss + 4.0 | _ | AVcc | V | AVcc pin | |
| Reference voltage | lπ | | _ | 600 | 900 | μΑ | AVcc pin, During A/D operation | |
| supply current | lвн | | _ | _ | 5 | μΑ | AVcc pin, At stop mode | |

(2) Notes on Using A/D Converter

. About the external impedance of analog input and its sampling time

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision, Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also, if the sampling time cannot be sufficient, connect a capacitor of about $0.1~\mu F$ to the analog input pin.





About errors

As |AVcc - AVss| becomes smaller, values of relative errors grow larger.

(3) Definition of A/D Converter Terms

Resolution

The level of analog variation that can be distinguished by the A/D converter.

When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

• Linearity error (unit : LSB)

The deviation between the value along a straight line connecting the zero transition point ("00 0000 0000" $\leftarrow \rightarrow$ "00 0000 0001") of a device and the full-scale transition point


("11 1111 1111" \leftarrow \rightarrow "11 1111 1110") compared with the actual conversion values obtained.

• Differential linear error (Unit : LSB)


Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

Total error (unit: LSB)

Difference between actual and theoretical values, caused by a zero transition error, full-scale transition error, linearity error, quantum error, and noise.



(Continued)



6. Flash Memory Program/Erase Characteristics

| Davamatav | Condi- | | Value | | | D |
|---|--------|-------|-------|-------|-------|---|
| Parameter | tions | Min | Тур | Max | Unit | Remarks |
| Sector erase time (4 Kbytes sector) | | _ | 0.2*1 | 0.5*2 | s | Excludes 00 _H programming prior erasure. |
| Sector erase time (16 Kbytes sector) | | | 0.5*1 | 7.5*2 | s | Excludes 00 _H programming prior erasure. |
| Byte programming time | | _ | 32 | 3600 | μs | Excludes system-level overhead. |
| Program/erase cycle | _ | 10000 | | | cycle | |
| Power supply voltage at program/erase | | 4.5 | _ | 5.5 | V | |
| Flash memory data retention time | | 20*3 | _ | _ | year | Average T _A = +85 °C |


^{*1 :} $T_A = +25 \, {}^{\circ}C$, $V_{CC} = 5.0 \, V$, 10000 cycles

^{*2 :} $T_A = +85$ °C, $V_{CC} = 4.5$ V, 10000 cycles

 $^{^*3}$: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at +85 $^\circ$ C) .

■ EXAMPLE CHARACTERISTICS

• Power supply current temperature



-50

6

Vcc [V]

0


+50


Ta [°C]


+100


(Continued)


+150



















■ MASK OPTION

| No. | Part number | MB95117M | MB95F114MS/F114NS MB95F114JS MB95F116MS/F116NS MB95F116JS MB95F118MS/F118NS MB95F118JS | MB95F114MW/F114NW MB95F114JW MB95F116MW/F116NW MB95F116JW MB95F118MW/F118NW MB95F118JW | MB95FV100D-103 |
|-----|---|---|---|---|--|
| | Specify Specifying when procedure ordering MASK | | Setting disabled | Setting disabled | Setting disabled |
| 1 | Clock mode select • Single-system clock mode • Dual-system clock mode | Specify when ordering MASK | Single-system clock mode | Dual-system clock mode | Changing by the switch on MCU board |
| 2 | Low voltage detection reset* • With low voltage detection reset • Without low voltage detection reset | Specify when ordering MASK | Specified by part number | Specified by part number | Changing by the switch on MCU board |
| 3 | Clock supervisor* • With clock supervisor • Without clock supervisor | Specify when ordering MASK | Specified by part number | Specified by part number | Changing by the switch on MCU board |
| 4 | Reset output* • With reset output • Without reset output | Specify when ordering MASK | Specified by part number | Specified by part number | MCU board switch set as following; • With supervisor: Without reset output • Without supervisor: With reset output |
| 5 | Oscillation stabilization wait time | Fixed to oscillation stabilization wait time of (2 ¹⁴ –2) /FcH | Fixed to oscillation stabilization wait time of (2 ¹⁴ –2) /FcH | Fixed to oscillation stabilization wait time of (2 ¹⁴ –2) /FcH | Fixed to oscillation stabilization wait time of (2 ¹⁴ –2) /FcH |


^{*:} Refer to table below about clock mode select, low voltage detection reset, clock supervisor select and reset output.


| Part number | Clock mode select | Low voltage detection reset | Clock supervisor | Reset output |
|------------------|-------------------|-----------------------------|------------------|--------------|
| | Cinale avetem | No | No | Yes |
| MB95117M | Single-system | Yes | No | Yes |
| IVI I CEDIVI | Duel avetem | No | No | Yes |
| | Dual-system | Yes | No | Yes |
| MB95F114MS | | No | No | Yes |
| MB95F114NS | | Yes | No | Yes |
| MB95F114JS | | Yes | Yes | No |
| MB95F116MS | | No | No | Yes |
| MB95F116NS | Single-system | Yes | No | Yes |
| MB95F116JS | | Yes | Yes | No |
| MB95F118MS | | No | No | Yes |
| MB95F118NS | | Yes | No | Yes |
| MB95F118JS | | Yes | Yes | No |
| MB95F114MW | | No | No | Yes |
| MB95F114NW | | Yes | No | Yes |
| MB95F114JW | | Yes | Yes | No |
| MB95F116MW | | No | No | Yes |
| MB95F116NW | Dual-system | Yes | No | Yes |
| MB95F116JW | | Yes | Yes | No |
| MB95F118MW | | No | No | Yes |
| MB95F118NW | | Yes | No | Yes |
| MB95F118JW | | Yes | Yes | No |
| | | No | No | Yes |
| | Single-system | Yes | No | Yes |
| MB95FV100D-103 | | Yes | Yes | No |
| MIDAOLA 100D-103 | | No | No | Yes |
| | Dual-system | Yes | No | Yes |
| | | Yes | Yes | No |

■ ORDERING INFORMATION

| Part number | Package |
|---|--|
| MB95117MPMC MB95F114MSPMC MB95F114NSPMC MB95F116MSPMC MB95F116MSPMC MB95F116JSPMC MB95F118MSPMC MB95F118NSPMC MB95F118NSPMC MB95F114MWPMC MB95F114MWPMC MB95F114DWPMC MB95F116MWPMC MB95F116MWPMC MB95F116MWPMC MB95F116MWPMC MB95F116MWPMC MB95F116MWPMC MB95F118MWPMC MB95F118MWPMC MB95F118MWPMC MB95F118MWPMC MB95F118MWPMC MB95F118MWPMC MB95F118MWPMC MB95F118JWPMC | 52-pin plastic LQFP (FPT-52P-M01) |
| MB2146-303A (MB95FV100D-103PBT) | MCU board (224-pin plastic PFBGA) (BGA-224P-M08) |

■ PACKAGE DIMENSION







Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/


■ MAIN CHANGES IN THIS EDITION

| Page | Section | Change Results |
|----------|---|---|
| _ | _ | No third edition in the DS07-12611-4E. |
| 2 | ■ FEATURES | Added the description Dual operation Flash memory. |
| 4 | ■ PRODUCT LINEUP | Changed the contents of Option. |
| 6 | ■ PACKAGES AND CORRESPONDING PRODUCTS | Changed FPT-52P-M01 of MB95117M as follows; * (Under development) → ○ (Available). |
| 7 | DIFFERENCES AMONG PRODUCTS AND NOTES ON SELECTING PRODUCTS Difference between RST and MOD Pins | Deleted as follows; "The input type of RST and MOD pins is CMOS inputs on the Flash memory product. The RST and MOD pins are hysteresis inputs on the MASK ROM product." |
| 11 | ■ I/O CIRCUIT TYPE | Changed as follows in the remarks of "Type B". Hysteresis input only for MASK ROM product → Hysteresis input |
| 24 | ■ I/O MAP | Changed as follows for R/W of Reset source register $R \to R/W$ |
| 37 | ■ ELECTRICAL CHARACTERISTICS 4. AC Characteristics (1) Clock Timing | Added "Main PLL multiplied by 4" in the Clock frequency |
| 39 | (2) Source Clock/Machine Clock | Changed in the remarks of source clock cycle time (when using main clock) Min: FcH = 16.25 MHz, PLL multiplied by 1 → Min: FcH = 8.125 MHz, PLL multiplied by 2 Changed the footnote of *1; PLL multiplication of main clock (select from 1, 2, 2.5 multiplication) → PLL multiplication of main clock (select from 1, 2, 2.5,4 multiplication) Added " × 4" in the Main PLL of "● Outline of clock generation block" |
| 41 | | Changed the figure of • Main PLL operation frequency |
| 62 to 67 | ■ EXAMPLE CHARACTERISTICS | Added the ■ EXAMPLE CHARACTERISTICS |

The vertical lines marked in the left side of the page show the changes.







FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3387 http://jp.fujitsu.com/fml/en/

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122

Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

http://www.fmk.fujitsu.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD.

151 Lorong Chuan, #05-08 New Tech Park,
Singapore 556741

Tel: +65-6281-0770 Fax: +65-6281-0220

http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm.3102, Bund Center, No.222 Yan An Road(E), Shanghai 200002, China Tel: +86-21-6335-1560 Fax: +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road Tsimshatsui, Kowloon Hong Kong
Tel: +852-2377-0226 Fax: +852-2376-3269 http://cn.fujitsu.com/fmc/tw

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.