

Silicon PNP Power Transistors

2SB720

DESCRIPTION


- With TO-220 package
- High V_{CEO}
- High power dissipation

APPLICATIONS

- Power amplifier
- TV vertical deflection output

PINNING

PIN	DESCRIPTION
1	Emitter
2	Collector;connected to mounting base
3	Base



Absolute maximum ratings(Ta=25°C)

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
V_{CBO}	Collector-base voltage	Open emitter	-200	V
V_{CEO}	Collector-emitter voltage	Open base	-200	V
V_{EBO}	Emitter-base voltage	Open collector	-5	V
I_C	Collector current		-2.0	A
I_{CM}	Collector current-peak		-3.0	A
P_T	Total power dissipation	$T_C=25^\circ\text{C}$	25	W
T_j	Junction temperature		150	°C
T_{stg}	Storage temperature		-55~150	°C

Silicon PNP Power Transistors

2SB720

CHARACTERISTICS

T_j=25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{(BR)CEO}	Collector-emitter breakdown voltage	I _C =-5mA, I _B =0	-200			V
V _{(BR)CBO}	Collector-base breakdown voltage	I _C =-0.1mA, I _E =0	-200			V
V _{(BR)EBO}	Emitter-base breakdown voltage	I _E =-0.1mA, I _C =0	-5			V
V _{CEsat}	Collector-emitter saturation voltage	I _C =-500mA; I _B =-50mA			-1.0	V
V _{BEsat}	Base-emitter saturation voltage	I _C =-500mA; I _B =-50mA			-1.5	V
I _{CBO}	Collector cut-off current	V _{CB} =-200V; I _E =0			-10	μA
I _{EBO}	Emitter cut-off current	V _{EB} =-5V; I _C =0			-10	μA
h _{FE}	DC current gain	I _C =-0.15A; V _{CE} =-5V	35		200	
f _T	Transition frequency	I _C =-0.15A; V _{CE} =-5V		100		MHz

Silicon PNP Power Transistors

2SB720

PACKAGE OUTLINE



Fig.2 Outline dimensions(unindicated tolerance:±0.10 mm)