


Vishay Siliconix



Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	60				
R _{DS(on)} (Ω)	$V_{GS} = 10 V$	0.009			
Q _g (Max.) (nC)	190				
Q _{gs} (nC)	55				
Q _{gd} (nC)	90				
Configuration	Single				





FEATURES

- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- Ultra Low On- Resistance
- Very Low Thermal Resistance
- Isolated Central Mounting Hole
- 175 °C Operating Temperature
- Fast Switching
- · Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-247 package is preferred for commercial-industrial applications where higher power levels preclude the use of TO-220 devices. The TO-247 is similar but superior to the earlier TO-218 package because its isolated mounting hole. It also provides greater creepage distances between pins to meet the requirements of most safety specifications.

ORDERING INFORMATION	
Package	TO-247
Lood (Dh) free	IRFP064PbF
Lead (Pb)-free	SiHFP064-E3
SnPb	IRFP064
	SiHFP064

ABSOLUTE MAXIMUM RATINGS $T_C = 25 ^{\circ}C$, unless otherwise noted						
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	60	- v	
Gate-Source Voltage			V _{GS}	± 20		
Continuous Drain Current ^e	V _{GS} at 10 V	T _C = 25 °C	- I _D	70		
		T _C = 25 °C T _C = 100 °C		70	А	
Pulsed Drain Current ^a			I _{DM}	520	1	
Linear Derating Factor				2.0	W/°C	
Single Pulse Avalanche Energy ^b			E _{AS}	1000	mJ	
Repetitive Avalanche Current ^a			I _{AR}	70	А	
Repetitive Avalanche Energy ^a			E _{AR}	30	mJ	
Maximum Power Dissipation	T _C =	25 °C	P _D 300		W	
Peak Diode Recovery dV/dt ^c			dV/dt	4.5	V/ns	
Operating Junction and Storage Temperature Range		T _J , T _{stq}	- 55 to + 175	- °C		
Soldering Recommendations (Peak Temperature) ^d	for 10 s 300		300			
Mounting Torque	6-32 or M3 screw			10	lbf ⋅ in	
				1.1	N · m	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. $V_{DD} = 25 \text{ V}$, starting $T_J = 25 \text{ °C}$, $L = 69 \text{ }\mu\text{H}$, $R_G = 25 \Omega$, $I_{AS} = 130 \text{ A}$ (see fig. 12).

c. $I_{SD} \leq$ 130 A, dl/dt \leq 300 A/µs, $V_{DD} \leq V_{DS}$, $T_J \leq$ 175 °C.

d. 1.6 mm from case.

e. Current limited by the package (die current = 130 A).

* Pb containing terminations are not RoHS compliant, exemptions may apply



Vishay Siliconix



THERMAL RESISTANCE RA	TINGS								
PARAMETER	SYMBOL	TYP.		MAX.		UNIT			
Maximum Junction-to-Ambient	R _{thJA}	-		40					
Case-to-Sink, Flat, Greased Surface	R _{thCS}	0.24 -			°C/W				
Maximum Junction-to-Case (Drain)	R _{thJC}	-		0.50			1		
SPECIFICATIONS $T_J = 25 \text{ °C},$	unless otherv	vise noted							
PARAMETER	SYMBOL		CONDITI	ONS	MIN.	TYP.	MAX.	UNIT	
Static								1	
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0) V, I _D = 2	50 μA	60	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference		-	-	0.048	-	V/°C	
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \mu A$			2.0	-	4.0	V	
Gate-Source Leakage	I _{GSS}	Va	as = ± 20 \	1	-	-	± 100	nA	
		V _{DS} = 60 V, V _{GS} = 0 V	-	-	25	μA			
Zero Gate Voltage Drain Current	nt I _{DSS} V _{DS} = 48 V, V _{GS} = 0 V, T _J = 150 °C	T _J = 150 °C	-	-	250				
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	-) = 78 A ^b	-	-	0.009	Ω	
Forward Transconductance	9 _{fs}	V _{DS} = 2	25 V, I _D = 1	78 A ^b	38	-	-	S	
Dynamic							•	1	
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 25 V,		-	7400	-	pF		
Output Capacitance	C _{oss}			-	3200	-			
Reverse Transfer Capacitance	C _{rss}	f = 1.0	MHz, see	fig. 5	-	540	-	1	
Total Gate Charge	Q _g			30 A, V _{DS} = 48 V, e fig. 6 and 13 ^b	-	-	190	nC	
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V			-	-	55		
Gate-Drain Charge	Q _{gd}		300 1	g. o and 15	-	-	90		
Turn-On Delay Time	t _{d(on)}		1		-	21	-		
Rise Time	tr	- 	20 V I= = 1	120 4	-	190	-		
Turn-Off Delay Time	t _{d(off)}			-	110	-	ns		
Fall Time	t _f				-	190	-	1	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") fro	Between lead, 6 mm (0.25") from		-	5.0	-		
Internal Source Inductance	L _S	package and center of die contact		-	13	-	nH		
Drain-Source Body Diode Characteristic	cs	·				-			
Continuous Source-Drain Diode Current	١ _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	70 ^c	A		
Pulsed Diode Forward Current ^a	I _{SM}			-	-	520			
Body Diode Voltage	V _{SD}	$T_{\rm J}$ = 25 °C, $I_{\rm S}$ = 130 A, $V_{\rm GS}$ = 0 V ^b			-	-	3.0	V	
Body Diode Reverse Recovery Time	t _{rr}	- T _J = 25 °C, I _F = 130 A, dl/dt = 100 A/µs ^b		-	160	250	ns		
Body Diode Reverse Recovery Charge	Q _{rr}			-	0.9	1.7	μC		
Forward Turn-On Time	t _{on}	Intrinsic turr	n-on time is	s negligible (turn	-on is dor	minated b	y L _S and I	L _D)	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.

c. Current limited by the package (die current = 130 A).



Vishay Siliconix






Fig. 2 - Typical Output Characteristics, $T_C = 175 \degree C$




Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage





Fig. 7 - Typical Source-Drain Diode Forward Voltage





Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Vishay Siliconix






Fig. 12a - Unclamped Inductive Test Circuit



VISHA

Fig. 12b - Unclamped Inductive Waveforms









Fig. 13a - Basic Gate Charge Waveform





Vishay Siliconix





Peak Diode Recovery dV/dt Test Circuit

* $V_{GS} = 5$ V for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91201.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.