

HD74SSTV32852

24-bit to 48-bit Registered Buffer with SSTL_2 Inputs and Outputs

REJ03D0833-0400

(Previous: ADE-205-687C)

Rev.4.00 Apr 07, 2006

Description

The HD74SSTV32852 is a 24-bit to 48-bit registered buffer designed for 2.3 V to 2.7 V Vcc operation and LVCMOS reset (\overline{RESET}) input / SSTL_2 data (D) inputs and CLK input.

Data flow from D to QA, QB is controlled by differential clock pins (\overline{CLK} , \overline{CLK}) and the \overline{RESET} . Data is triggered on the positive edge of the positive clock (\overline{CLK}), and the negative clock (\overline{CLK}) must be used to maintain noise margins. When \overline{RESET} is low, all registers are reset and all outputs are low.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

Features

- Supports LVCMOS reset (RESET) input / SSTL_2 data (D) inputs and CLK input
- Differential SSTL_2 (Stub series terminated logic) CLK signal
- Pinout optimizes DIMM PCB layout
- Ordering Information

Part Name	Package Type	Package Code (Previous code)	Package Abbreviation	Taping Abbreviation (Quantity)
HD74SSTV32852LBEL	LFBGA-114pin	PLBG0114GA-A (BP-114V)	LB	EL (1,000 pcs / Reel)

Function Table

	Inp	Out	puts		
RESET *2	CLK	CLK	QA	QB	
L	X or floating	X or floating	X or floating	L	L
Н	1	\uparrow	Н	Н	Н
Н	1	1	L	L	L
Н	L or H	H or L	X	Q_0^{*1}	Q_0^{*1}

H: High level

L: Low level

X: Immaterial


↑: Low to high transition

 \downarrow : High to low transition

Notes: 1. Output level before the indicated steady state input conditions were established.

2. See under the figure.

Pin Arrangement



Terminal Assignment

	1	2	3	4	5	6
Α	Q2A	Q1A	CLK	CLK	Q1B	Q2B
В	Q3A	V_{DDQ}	GND	GND	V_{DDQ}	Q3B
С	Q5A	Q4A	V_{DDQ}	V_{DDQ}	Q4B	Q5B
D	Q7A	Q6A	GND	GND	Q6B	Q7B
E	Q8A	GND	V_{DDQ}	V_{DDQ}	GND	Q8B
F	Q10A	Q9A	V_{DDQ}	V_{DDQ}	Q9B	Q10B
G	Q12A	Q11A	GND	GND	Q11B	Q12B
Н	Q13A	V _{CC}	V_{DDQ}	V_{DDQ}	V _{CC}	Q13B
J	Q14A	Q15A	GND	GND	Q15B	Q14B
К	Q17A	Q16A	V_{DDQ}	V_{DDQ}	Q16B	Q17B
L	Q18A	Q19A	GND	GND	Q19B	Q18B
M	Q20A	V_{DDQ}	GND	GND	V_{DDQ}	Q20B
N	Q22A	Q21A	V_{DDQ}	V_{DDQ}	Q21B	Q22B
Р	Q23A	V_{DDQ}	GND	GND	V_{DDQ}	Q23B
R	Q24A	Vcc	RESET	V_{REF}	Vcc	Q24B
Т	D2	D1	D6	D18	D13	D14
U	D4	D3	D10	D22	D15	D16
V	D5	D7	D11	D23	D19	D17
W	D8	D9	D12	D24	D21	D20

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V _{CC} or V _{DDQ}	-0.5 to 3.6	V	
Input voltage *1	Vı	-0.5 to V _{DDQ} +0.5	V	
Output voltage *1	Vo	-0.5 to V _{DDQ} +0.5	V	
Input clamp current	I _{IK}	±50	mA	$V_I < 0$ or $V_I > V_{CC}$
Output clamp current	I _{OK}	±50	mA	$V_O < 0$ or $V_O > V_{DDQ}$
Continuous output current	I _O	±50	mA	$V_O = 0$ to V_{DDQ}
V _{CC} , V _{DDQ} or GND current / pin	I _{CC} , I _{DDQ} or I _{GND}	±100	mA	
Package thermal impedance	θ_{JA}	36	°C/W	
Storage temperature	Tstg	-65 to +150	°C	

Notes: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.


1. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

Recommended Operating Conditions

	Item	Symbol	Min	Тур	Max	Unit	Conditions
Supply voltage		V _{CC}	V _{DDQ}	2.5	2.7	V	
Output supply	/ voltage	V_{DDQ}	2.3	2.5	2.7	V	
Reference vo	ltage	V_{REF}	1.15	1.25	1.35	V	$V_{REF} = 0.5 \times V_{DDQ}$
Termination v	oltage o	V_{TT}	V _{REF} -40 mV	V _{REF}	V _{REF} +40 mV	V	
Input voltage		VI	0	7	V _{CC}	V	
AC high level	input voltage	ViH	V _{REF} +310 mV	0	_	V	D
AC low level	input voltage	VIL	-	_	V _{REF} -310 mV	V	D
DC high level input voltage		V _{IH}	V _{REF} +150 mV	_	_	V	D
DC low level	input voltage	V _{IL}		_	V _{REF} -150 mV	V	D
High level inp	ut voltage	V _{IH}	1.7	_	V _{DDQ} +0.3	V	RESET
Low level inp	ut voltage	V _{IL}	-0.3	_	0.7	V	RESET
Differential	(Common mode range)	V _{CMR}	0.97	_	1.53	V	CLK, CLK
	(Minimum peak to	V_{PP}	360	_	_	mV	CLK, CLK
	peak input)						
High level output current		Іон	_	_	-20	mA	
Low level output current		l _{OL}	_	_	20	mA	
Operating ten	nperature	Та	0	_	70	°C	

Note: The $\overline{\text{RESET}}$ input of the device must be held at V_{DDQ} or GND to ensure proper device operation. The differential inputs must not be floating, unless $\overline{\text{RESET}}$ is low.

Logic Diagram



Electrical Characteristics

Item	Symbol	V _{CC} (V)	Min	Тур	Max	Unit	Test Conditions
Input diode voltage	V _{IK}	2.3	_	_	-1.2	V	$I_{IN} = -18 \text{ mA}$
Output voltage	V _{OH}	2.3 to 2.7	V _{CC} -0.2	- 6		V	I _{OH} = -100 μA
		2.3	1.95		V_{DDQ}		I _{OH} = -16 mA
	V _{OL}	2.3 to 2.7		-	0.2	95	I _{OL} = 100 μA
		2.3	0	1	0.35		I _{OL} = 16 mA
Input current (All inputs)	I _{IN}	2.7	A		±5	μA	$V_{IN} = 2.7 \text{ V or } 0$
Quiescent supply current	Icc *2	2.7			35	mA	$V_{IN} = V_{IH(AC)}$ or $V_{IL(AC)}$, $I_O = 0$
Standby current	I _{CC (stdy)}	2.7	<u> </u>		10	μΑ	RESET = GND
Dynamic operating clock only	I _{CCD} *2	2.7	-	80	_	μΑ/	RESET = V _{CC} ,
		C				clock	$V_I = V_{IH(AC)}$ or $V_{IL(AC)}$,
						MHz	CLK and CLK switching 50%
	88						duty cycle
Dynamic operating per each	I _{CCD} *2	2.7	_	14	_	μΑ/	$\overline{RESET} = V_{CC},$
data input						clock	$V_I = V_{IH(AC)}$ or $V_{IL(AC)}$,
						MHz/	CLK and CLK switching 50%
	4.0					data	duty cycle. One data input
*	X					input	switching at half clock
10							frequency, 50% duty cycle.
Output high *3	r_{OH}	2.3 to 2.7	7		20	Ω	$I_{OH} = -20 \text{ mA}$
Output low *3	r_{OL}	2.3 to 2.7	7	_	20	Ω	$I_{OL} = 20 \text{ mA}$
r _{OH} - r _{OL} each separate bit *3	$r_{O(\Delta)}$	2.5			4	Ω	I _O = 20 mA, Ta = 25°C
Input Data inputs	C _{IN}	2.5 *1	4.0		5.0	pF	$V_I = V_{REF} \pm 310 \text{ mV}$
capacitance CLK and CLK			3.0	_	4.0		V _{CMR} = 1.25 V, V _{PP} = 360 mV
RESET			3.5	_	5.0		$V_I = V_{CC}$ or GND

Notes: 1. All typical values are at $V_{CC} = 2.5 \text{ V}$, $Ta = 25^{\circ}\text{C}$.

- 2. Total I_{CC} (max) = I_{CC} + { I_{CCD} (clock)×f(clock)} + { I_{CCD} (Data)×1/2f(clock)×24}
- 3. This is effective in the case that it did terminate by resistance.

Switching Characteristics


Item		Symbol	$V_{CC} = 2.5$	5 ± 0.2 V	Unit	Test Condition
		Syllibol	Min	Max	Offic	rest Condition
Clock frequence		f _{clock}	_	200	MHz	
Setup time	Fast slew rate *4, 6	t _{su}	0.75	_	ns	Data before CLK↑, CLK↓
	Slow slew rate *5, 6		0.9	_		
Hold time	Fast slew rate *4, 6	t _h	0.75	_	ns	Data after CLK↑, CLK↓
	Slow slew rate *5, 6		0.9	_		
Differential inp	uts active time	t _{act}	22	_	ns	Data inputs must be low after
						RESET high.
Differential inp	uts inactive time	t _{inact}	22	_	ns	Data and clock inputs must be held
						at valid levels (not floating) after
						RESET low.
Pulse width		t _w	2.5	_	ns	CLK, CLK "H" or "L"
Output slew *3		t _{SL}	1	4	volt/ns	

 $(C_L = 30 \text{ pF}, R_L = 50 \Omega, V_{REF} = V_{TT} = V_{DDQ} \times 0.5)$

Item	Symbol	Vc	c = 2.5 ± 0.2	2 V	Unit	FROM	ТО
item	Syllibol	Min	Тур	Max	Offic	(Input)	(Output)
Maximum clock frequency	f _{max}	200	_	-	MHz	A	
Propagation delay time *2	t _{PLH} , t _{PHL}	1.1	_	3.1	ns	CLK, CLK	QA, QB
	t _{PHL}	_	_	5.0	4.	RESET	QA, QB


Notes: 1. Although the clock is differential, all timing is relative to CLK going high and CLK going low.

- 2. This timing relationship is specified into test load (see waveforms 3, 4) with all of the outputs switching.
- 3. Assumes into an equivalent, distributed load to the address net structure defined in the application information provided in this specification.
- 4. For data signal input slew rate ≥ 1 V/ns.
- 5. For data signal input slew rate $\geq 0.5 \text{ V/ns}$ and < 1 V/ns.
- 6. CLK, CLK signals input slew rates are ≥ 1 V/ns.







Test Circuit




Waveforms - 1




Waveforms - 2



Waveforms - 3




Waveforms - 4



Notes:

- 1. I_{CC} tested with clock and data inputs held at V_{CC} or GND, and $I_0 = 0$ mA.
- 2. All input pulses are supplied by generators having the following characteristics : $PRR \le 10 \text{ MHz}$, $Zo = 50 \Omega$, input slew rate = 1 V/ns ±20% (unless otherwise specified).
- 3. The outputs are measured one at a time with one transition per measurement.
- 4. $V_{TT} = V_{REF} = V_{DDQ}/2$
- 5. $V_{IH} = V_{REF} + 310 \text{ mV}$ (AC voltage levels) for differential inputs. $V_{IH} = V_{CC}$ for LVCMOS input.
- 6. $V_{IL} = V_{REF}$ —310 mV (AC voltage levels) for differential inputs. $V_{IL} = GND$ for LVCMOS input.
- 7. t_{PLH} and t_{PHL} are the same as t_{pd}

Package Dimensions



Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials 1. These materials are intended
- Notes regarding these materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information described here may contain technical inaccuracies or typographical errors.

 Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

 Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to

- Home page (http://www.renesas.com).

 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resoluting from the information contained herein.

 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- use.

 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd.10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

-			
-			
-			
-			
-			
-			
-			
-			
-			
L			