



# 512MB – 64Mx72 DDR2 SDRAM REGISTERED, w/PLL

## FEATURES

- 240-pin, dual in-line memory module
- Fast data transfer rates: PC2-6400\*, PC2-5300\*, PC2-4300 and PC2-3200
- Utilizes 800, 667, 533 and 400 MT/s DDR2 SDRAM components
- $V_{cc} = V_{ccq} = 1.8V$
- JEDEC standard 1.8V I/O (SSTL\_18-compatible)
- Differential data strobe (DQS, DQS#) option
- Four-bit prefetch architecture
- DLL to align DQ and DQS transitions with CK
- Multiple internal device banks for concurrent operation
- Supports duplicate output strobe (RDQS/RDQS#)
- Programmable CAS# latency (CL): 3, 4, 5 and 6
- Adjustable data-output drive strength
- On-die termination (ODT)
- Posted CAS# latency: 0, 1, 2, 3 and 4
- Serial Presence Detect (SPD) with EEPROM
- 64ms: 8,192 cycle refresh
- Gold edge contacts
- Product is lead-free
- RoHS compliant
- Package option
  - 240 Pin DIMM
  - PCB – 18.29mm (0.720") Max

## DESCRIPTION

The WV3HG64M72AER is a 64Mx72 Double Data Rate DDR2 SDRAM high density module. This memory module consists of eighteen 64Mx4 bit with 4 banks DDR2 Synchronous DRAMs in FBGA packages, mounted on a 240-pin DIMM FR4 substrate.

\* This product is under development, is not qualified or characterized and is subject to change or cancellation without notice.


NOTE: Consult factory for availability of:

- Vendor source control options
- Industrial temperature option

## OPERATING FREQUENCIES

|                                      | PC2-3200 | PC2-4300 | PC2-5300* | PC2-6400* |
|--------------------------------------|----------|----------|-----------|-----------|
| Clock Speed                          | 200MHz   | 266MHz   | 333MHz    | 400MHz    |
| CL-t <sub>RCD</sub> -t <sub>RP</sub> | 3-3-3    | 4-4-4    | 5-5-5     | 6-6-6     |

\* Consult factory for availability



## PIN CONFIGURATION

| Pin No. | Symbol   | Pin No. | Symbol     | Pin No. | Symbol    | Pin No. | Symbol    |
|---------|----------|---------|------------|---------|-----------|---------|-----------|
| 1       | VREF     | 61      | A4         | 121     | Vss       | 181     | Vccq      |
| 2       | Vss      | 62      | Vccq       | 122     | DQ4       | 182     | A3        |
| 3       | DQ0      | 63      | A2         | 123     | DQ5       | 183     | A1        |
| 4       | DQ1      | 64      | Vcc        | 124     | Vss       | 184     | Vcc       |
| 5       | Vss      | 65      | Vss        | 125     | DM0/DQS9  | 185     | CK0       |
| 6       | DQS0#    | 66      | Vss        | 126     | NC/DQS9#  | 186     | CK0#      |
| 7       | DQS0     | 67      | Vcc        | 127     | Vss       | 187     | Vcc       |
| 8       | Vss      | 68      | NC/Par_In* | 128     | DQ6       | 188     | A0        |
| 9       | DQ2      | 69      | Vcc        | 129     | DQ7       | 189     | Vcc       |
| 10      | DQ3      | 70      | A10/AP     | 130     | Vss       | 190     | BA1       |
| 11      | Vss      | 71      | BA0        | 131     | DQ12      | 191     | Vccq      |
| 12      | DQ8      | 72      | Vccq       | 132     | DQ13      | 192     | RAS#      |
| 13      | DQ9      | 73      | WE#        | 133     | Vss       | 193     | S0#       |
| 14      | Vss      | 74      | CAS#       | 134     | DM1/DQS10 | 194     | Vccq      |
| 15      | DQS1#    | 75      | Vccq       | 135     | NC/DQS10# | 195     | ODT0      |
| 16      | DQS1     | 76      | NC         | 136     | Vss       | 196     | NC        |
| 17      | Vss      | 77      | NC         | 137     | NC        | 197     | Vcc       |
| 18      | RESET#   | 78      | Vccq       | 138     | NC        | 198     | Vss       |
| 19      | NC       | 79      | Vss        | 139     | Vss       | 199     | DQ36      |
| 20      | Vss      | 80      | DQ32       | 140     | DQ14      | 200     | DQ37      |
| 21      | DQ10     | 81      | DQ33       | 141     | DQ15      | 201     | Vss       |
| 22      | DQ11     | 82      | Vss        | 142     | Vss       | 202     | DM4/DQS13 |
| 23      | Vss      | 83      | DQS4#      | 143     | DQ20      | 203     | NC/DQS13# |
| 24      | DQ16     | 84      | DQS4       | 144     | DQ21      | 204     | Vss       |
| 25      | DQ17     | 85      | Vss        | 145     | Vss       | 205     | DQ38      |
| 26      | Vss      | 86      | DQ34       | 146     | DM2/DQS11 | 206     | DQ39      |
| 27      | DQS2#    | 87      | DQ35       | 147     | NC/DQS11# | 207     | Vss       |
| 28      | DQS2     | 88      | Vss        | 148     | Vss       | 208     | DQ44      |
| 29      | Vss      | 89      | DQ40       | 149     | DQ22      | 209     | DQ45      |
| 30      | DQ18     | 90      | DQ41       | 150     | DQ23      | 210     | Vss       |
| 31      | DQ19     | 91      | Vss        | 151     | Vss       | 211     | DM5/DQS14 |
| 32      | Vss      | 92      | DQS5#      | 152     | DQ28      | 212     | NC/DQS14# |
| 33      | DQ24     | 93      | DQS5       | 153     | DQ29      | 213     | Vss       |
| 34      | DQ25     | 94      | Vss        | 154     | Vss       | 214     | DQ46      |
| 35      | Vss      | 95      | DQ42       | 155     | DM3/DQS12 | 215     | DQ47      |
| 36      | DQS3#    | 96      | DQ43       | 156     | NC/DQS12# | 216     | Vss       |
| 37      | DQS3     | 97      | Vss        | 157     | Vss       | 217     | DQ52      |
| 38      | Vss      | 98      | DQ48       | 158     | DQ30      | 218     | DQ53      |
| 39      | DQ26     | 99      | DQ49       | 159     | DQ31      | 219     | Vss       |
| 40      | DQ27     | 100     | Vss        | 160     | Vss       | 220     | NC        |
| 41      | Vss      | 101     | SA2        | 161     | CB4       | 221     | NC        |
| 42      | CB0      | 102     | NC(TEST)*  | 162     | CB5       | 222     | Vss       |
| 43      | CB1      | 103     | Vss        | 163     | Vss       | 223     | DM6/DQS15 |
| 44      | Vss      | 104     | DQS6#      | 164     | DM8/DQS17 | 224     | NC/DQS15# |
| 45      | DQS8#    | 105     | DQS6       | 165     | NC/DQS17# | 225     | Vss       |
| 46      | DQS8     | 106     | Vss        | 166     | Vss       | 226     | DQ54      |
| 47      | Vss      | 107     | DQ50       | 167     | CB6       | 227     | DQ55      |
| 48      | CB2      | 108     | DQ51       | 168     | CB7       | 228     | Vss       |
| 49      | CB3      | 109     | Vss        | 169     | Vss       | 229     | DQ60      |
| 50      | Vss      | 110     | DQ56       | 170     | Vccq      | 230     | DQ61      |
| 51      | Vccq     | 111     | DQ57       | 171     | NC        | 231     | Vss       |
| 52      | CKE0     | 112     | Vss        | 172     | Vcc       | 232     | DM7/DQS16 |
| 53      | Vcc      | 113     | DQS7#      | 173     | NC        | 233     | NC/DQS16# |
| 54      | NC       | 114     | DQS7       | 174     | NC        | 234     | Vss       |
| 55      | Err_Out* | 115     | Vss        | 175     | Vccq      | 235     | DQ62      |
| 56      | Vccq     | 116     | DQ58       | 176     | A12       | 236     | DQ63      |
| 57      | A11      | 117     | DQ59       | 177     | A9        | 237     | Vss       |
| 58      | A7       | 118     | Vss        | 178     | Vcc       | 238     | VccSPD    |
| 59      | Vcc      | 119     | SDA        | 179     | A8        | 239     | SA0       |
| 60      | A5       | 120     | SCL        | 180     | A6        | 240     | SA1       |


## PIN NAMES

| Pin Name     | Function                                 |
|--------------|--|
| CK0,CK0#     | Clock Inputs, positive line              |
| CKE0         | Clock Enables                            |
| CB0-CB7      | Check Bits                               |
| RAS#         | Row Address Strobe                       |
| CAS#         | Column Address Strobe                    |
| WE#          | Write Enable                             |
| S0#          | Chip Selects                             |
| A0-A12       | Address Inputs                           |
| BA0,BA1      | SDRAM Bank Address                       |
| ODT0         | On-die termination control               |
| SCL          | Serial Presence Detect (SPD) Clock Input |
| SDA          | SPD Data Input/Output                    |
| SA0-SA2      | SPD address                              |
| DQ0-DQ63     | Data Input/Output                        |
| DQS0-DQS17   | Data strobes                             |
| DQS0#-DQS17# | Data strobes complement                  |
| TEST*        | Memory Bus Test                          |
| Vcc          | Core and I/O Power (1.8V)                |
| Vccq         | I/O Power (1.8V)                         |
| Vss          | Ground                                   |
| VREF         | Input/Output Reference                   |
| VccSPD       | SPD Power                                |
| NC           | Spare pins, No connect                   |
| RESET#       | Register Reset Input                     |
| Par_In*      | Parity bit for control bus               |
| Err_Out*     | Parity error found in control            |

\* These pins are not used in this module



FUNCTIONAL BLOCK DIAGRAM



NOTE: All resistor values are 22 ohms unless otherwise specified.



## RECOMMENDED DC OPERATING CONDITIONS

All Voltages Referenced to V<sub>SS</sub>

| Parameter                 | Symbol           | Rating                 |                       |                        | Units | Notes |
|---------------------------|------------------|------------------------|-----------------------|------------------------|-------|-------|
|                           |                  | Min.                   | Type                  | Max.                   |       |       |
| Supply Voltage            | V <sub>CC</sub>  | 1.7                    | 1.8                   | 1.9                    | V     |       |
| Supply Voltage for DLL    | V <sub>CCL</sub> | 1.7                    | 1.8                   | 1.9                    | V     | 4     |
| Supply Voltage for Output | V <sub>CCQ</sub> | 1.7                    | 1.8                   | 1.9                    | V     | 4     |
| Input Reference Voltage   | V <sub>REF</sub> | 0.49*V <sub>CCQ</sub>  | 0.50*V <sub>CCQ</sub> | 0.51*V <sub>CCQ</sub>  | V     | 1, 2  |
| Termination Voltage       | V <sub>TT</sub>  | V <sub>REF</sub> -0.04 | V <sub>REF</sub>      | V <sub>REF</sub> +0.04 | V     | 3     |

There is no specific device V<sub>CC</sub> supply voltage requirement for SSTL-1.8 compliance. However under all conditions V<sub>CCQ</sub> must be less than or equal to V<sub>CC</sub>.

1. The value of V<sub>REF</sub> may be selected by the user to provide optimum noise margin in the system. Typically the value of V<sub>REF</sub> is expected to be about 0.5 x V<sub>CCQ</sub> of the transmitting device and V<sub>REF</sub> is expected to track variations in V<sub>CCQ</sub>.
2. Peak to peak AC noise on V<sub>REF</sub> may not exceed ±2% V<sub>REF</sub>(DC).
3. V<sub>TT</sub> of transmitting device must track V<sub>REF</sub> of receiving device.
4. AC parameters are measured with V<sub>CC</sub>, V<sub>CCQ</sub> and V<sub>CCDL</sub> tied together.

## ABSOLUTE MAXIMUM RATINGS

SSTL\_1.8V

| Symbol                             | Parameter   | Rating          | Units | Notes |
|------------------------------------|---|-----------------|-------|-------|
| V <sub>CC</sub>                    | Voltage on V <sub>CC</sub> pin relative to V <sub>SS</sub>  | - 1.0 V - 2.3 V | V     | 5     |
| V <sub>CCQ</sub>                   | Voltage on V <sub>CCQ</sub> pin relative to V <sub>SS</sub> | - 0.5 V - 2.3 V | V     | 5     |
| V <sub>CCL</sub>                   | Voltage on V <sub>CCL</sub> pin relative to V <sub>SS</sub> | - 0.5 V - 2.3 V | V     | 5     |
| V <sub>IN</sub> , V <sub>OUT</sub> | Voltage on any pin relative to V <sub>SS</sub>              | - 0.5 V - 2.3 V | V     | 5     |
| T <sub>STG</sub>                   | Storage Temperature   | -55 to +100     | C     | 5, 6  |

5. Stresses greater than those listed under iAbsolute Maximum Ratingsi may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
6. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.

## CAPACITANCE

T<sub>A</sub> = 25°C, f = 1MHz, V<sub>CC</sub> = V<sub>CCQ</sub> = 1.8V

| Parameter                                   | Symbol          | Max | Units |
|---|-----------------|-----|-------|
| Input Capacitance: CK, CK#                  | C <sub>CK</sub> | 11  | pF    |
| Input Capacitance: KE, CS#                  | C <sub>I1</sub> | 12  | pF    |
| Input Capacitance: Addr. RAS#, CAS#, WE#    | C <sub>I2</sub> | 12  | pF    |
| Input/Output Capacitance: DQ, DQS, DM, DQS# | C <sub>IO</sub> | 10  | pF    |



**DDR2 I<sub>DD</sub> SPECIFICATIONS AND CONDITIONS**

Includes DDR2 SDRAM components only

| Symbol             | Proposed Conditions   | 534                         | 403   | Units |    |
|--------------------|---|-----------------------------|-------|-------|----|
| I <sub>DD0</sub>   | Operating one bank active-precharge current;<br>t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ), t <sub>RC</sub> = t <sub>RC</sub> (I <sub>DD</sub> ), t <sub>RAS</sub> = t <sub>RASmin</sub> (I <sub>DD</sub> ); CKE is HIGH, CS\ is HIGH between valid commands;<br>Address bus inputs are SWITCHING; Data bus inputs are SWITCHING  | 2,420                       | 2,250 | mA    |    |
| I <sub>DD1</sub>   | Operating one bank active-read-precharge current;<br>I <sub>OUT</sub> = 0mA; BL = 4, CL = CL(I <sub>DD</sub> ), AL = 0; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ), t <sub>RC</sub> = t <sub>RC</sub> (I <sub>DD</sub> ), t <sub>RAS</sub> = t <sub>RASmin</sub> (I <sub>DD</sub> ), t <sub>RCD</sub> = t <sub>RCD</sub> (I <sub>DD</sub> );<br>CKE is HIGH, CS\ is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as I <sub>DAD6W</sub>   | 2,640                       | 2,400 | mA    |    |
| I <sub>DD2P</sub>  | Precharge power-down current;<br>All banks idle; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING  | 730                         | 670   | mA    |    |
| I <sub>DD2Q</sub>  | Precharge quiet standby current;<br>All banks idle; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ); CKE is HIGH, CS\ is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING   | 1,110                       | 1,040 | mA    |    |
| I <sub>DD2N</sub>  | Precharge standby current;<br>All banks idle; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ); CKE is HIGH, CS\ is HIGH; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING   | 1,090                       | 1,060 | mA    |    |
| I <sub>DD3P</sub>  | Active power-down current;<br>All banks open; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING   | Fast PDN Exit MRS(12) = 0mA | 1,190 | 1,130 | mA |
|                    |   | Slow PDN Exit MRS(12) = 1mA | 600   | 570   | mA |
| I <sub>DD3N</sub>  | Active standby current;<br>All banks open; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ), t <sub>RAS</sub> = t <sub>RASmax</sub> (I <sub>DD</sub> ), t <sub>RP</sub> = t <sub>RP</sub> (I <sub>DD</sub> ); CKE is HIGH, CS\ is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING  | 1,840                       | 1,730 | mA    |    |
| I <sub>DAD6W</sub> | Operating burst write current;<br>All banks open, Continuous burst writes; BL = 4, CL = CL(I <sub>DD</sub> ), AL = 0; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ), t <sub>RAS</sub> = t <sub>RASmax</sub> (I <sub>DD</sub> ), t <sub>RP</sub> = t <sub>RP</sub> (I <sub>DD</sub> ); CKE is HIGH, CS\ is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING   | 3,550                       | 2,810 | mA    |    |
| I <sub>DAD6R</sub> | Operating burst read current;<br>All banks open, Continuous burst reads, I <sub>OUT</sub> = 0mA; BL = 4, CL = CL(I <sub>DD</sub> ), AL = 0; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ), t <sub>RAS</sub> = t <sub>RASmax</sub> (I <sub>DD</sub> ), t <sub>RP</sub> = t <sub>RP</sub> (I <sub>DD</sub> ); CKE is HIGH, CS\ is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as I <sub>DAD6W</sub>  | 3,230                       | 2,730 | mA    |    |
| I <sub>DD5B</sub>  | Burst auto refresh current;<br>t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ); Refresh command at every t <sub>RFC</sub> (I <sub>DD</sub> ) interval; CKE is HIGH, CS\ is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING  | 3,610                       | 3,430 | mA    |    |
| I <sub>DD6</sub>   | Self refresh current;<br>CK and CK\ at 0V; CKE 0.2V; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING  | 740                         | 680   | mA    |    |
| I <sub>DD7</sub>   | Operating bank interleave read current;<br>All bank interleaving reads, I <sub>OUT</sub> = 0mA; BL = 4, CL = CL(I <sub>DD</sub> ), AL = t <sub>RCD</sub> (I <sub>DD</sub> )-1*t <sub>CK</sub> (I <sub>DD</sub> ); t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ), t <sub>RC</sub> = t <sub>RC</sub> (I <sub>DD</sub> ), t <sub>RRD</sub> = t <sub>RRD</sub> (I <sub>DD</sub> ), t <sub>RCD</sub> = 1*t <sub>CK</sub> (I <sub>DD</sub> ); CKE is HIGH, CS\ is HIGH between valid commands; Address bus inputs are STABLE during DESELECTs; Data pattern is same as I <sub>DAD6R</sub> ; Refer to the following page for detailed timing conditions | 5,540                       | 5,210 | mA    |    |



**AC TIMING PARAMETERS**

0°C ≤ T<sub>case</sub> < +85°C; V<sub>CCQ</sub> = + 1.8V ± 0.1V, V<sub>CC</sub> = +1.8V ± 0.1V

| AC CHARACTERISTICS |  |                    | 534                                      |                     | 403                 |  |                 |    |
|--------------------|--|--------------------|--|---------------------|---------------------|--|-----------------|----|
| PARAMETER          |  | SYMBOL             | MIN                                      | MAX                 | MIN                 | MAX                                      | UNIT            |    |
| Clock              | Clock cycle time   | CL = 4             | t <sub>CK(4)</sub>                       | 3,750               | 8,000               | 5,000                                    | 8,000           | ps |
|                    |  | CL = 3             | t <sub>CK(3)</sub>                       | 5,000               | 8,000               | 5,000                                    | 8,000           | ps |
|                    | CK high-level width  | t <sub>CH</sub>    | 0.45                                     | 0.55                | 0.45                | 0.55                                     | t <sub>CK</sub> |    |
|                    | CK low-level width   | t <sub>CL</sub>    | 0.45                                     | 0.55                | 0.45                | 0.55                                     | t <sub>CK</sub> |    |
|                    | Half clock period  | t <sub>HP</sub>    | MIN (t <sub>CH</sub> , t <sub>CL</sub> ) |                     |                     | MIN (t <sub>CH</sub> , t <sub>CL</sub> ) |                 | ps |
| Data               | DQ output access time from CK/CK#                          | t <sub>AC</sub>    | -500                                     | +500                | -600                | +600                                     | ps              |    |
|                    | Data-out high-impedance window from CK/CK#                 | t <sub>HZ</sub>    |  | t <sub>AC</sub> MAX |                     | t <sub>AC</sub> MAX                      | ps              |    |
|                    | Data-out low-impedance window from CK/CK#                  | t <sub>LZ</sub>    | t <sub>AC</sub> MIN                      | t <sub>AC</sub> MAX | t <sub>AC</sub> MIN | t <sub>AC</sub> MAX                      | ps              |    |
|                    | DQ and DM input setup time relative to DQS                 | t <sub>DS</sub>    | 100                                      |                     | 150                 |  | ps              |    |
|                    | DQ and DM input hold time relative to DQS                  | t <sub>DH</sub>    | 225                                      |                     | 275                 |  | ps              |    |
|                    | A DQ and DM input pulse width (for each input)             | t <sub>DLPW</sub>  | 0.35                                     |                     | 0.35                |  | t <sub>CK</sub> |    |
|                    | Data hold skew factor                                      | t <sub>QHS</sub>   |  | 400                 |                     | 450                                      | ps              |    |
|                    | DQ...DQS hold, DQS to first DQ to go nonvalid, per access  | t <sub>QH</sub>    | t <sub>HP</sub> - t <sub>QHS</sub>       |                     |                     | t <sub>HP</sub> - t <sub>QHS</sub>       | ps              |    |
| Data Strobe        | DQS input high pulse width                                 | t <sub>DQSH</sub>  | 0.35                                     |                     | 0.35                |  | t <sub>CK</sub> |    |
|                    | DQS input low pulse width                                  | t <sub>DQSL</sub>  | 0.35                                     |                     | 0.35                |  | t <sub>CK</sub> |    |
|                    | DQS output access time from CK/CK#                         | t <sub>DQSCK</sub> | -450                                     | +450                | -500                | +500                                     | ps              |    |
|                    | DQS falling edge to CK rising ... setup time               | t <sub>DSS</sub>   | 0.2                                      |                     | 0.2                 |  | t <sub>CK</sub> |    |
|                    | DQS falling edge from CK rising ... hold time              | t <sub>DSH</sub>   | 0.2                                      |                     | 0.2                 |  | t <sub>CK</sub> |    |
|                    | DQS...DQ skew, DQS to last DQ valid, per group, per access | t <sub>DQSQ</sub>  |  | 300                 |                     | 350                                      | ps              |    |
|                    | DQS read preamble  | t <sub>RPRE</sub>  | 0.9                                      | 1.1                 | 0.9                 | 1.1                                      | t <sub>CK</sub> |    |
|                    | DQS read postamble   | t <sub>RPST</sub>  | 0.4                                      | 0.6                 | 0.4                 | 0.6                                      | t <sub>CK</sub> |    |
|                    | DQS write preamble   | t <sub>WPRE</sub>  | 0.35                                     |                     | 0.35                |  | t <sub>CK</sub> |    |
|                    | DQS write postamble  | t <sub>WPST</sub>  | 0.4                                      | 0.6                 | 0.4                 | 0.6                                      | t <sub>CK</sub> |    |
|                    | Write command to first DQS latching transition             | t <sub>DQSS</sub>  | WL - 0.25                                | WL + 0.25           | WL - 0.25           | WL + 0.25                                | t <sub>CK</sub> |    |

Continued on next page



**AC TIMING PARAMETERS (cont'd)**

0°C ≤ T<sub>case</sub> < +85°C; V<sub>CCQ</sub> = + 1.8V ± 0.1V, V<sub>CC</sub> = +1.8V ± 0.1V

| AC CHARACTERISTICS            |  |   | 534                               |  | 403                               |  |                 |
|-------------------------------|--|---|-----------------------------------|--|-----------------------------------|--|-----------------|
| PARAMETER                     |  | SYMBOL  | MIN                               | MAX  | MIN                               | MAX  | UNIT            |
| Command and Address           | Address and control input pulse width for each input | t <sub>IPW</sub>                                    | 0.6                               |  | 0.6                               |  | t <sub>CK</sub> |
|                               | Address and control input setup time                 | t <sub>IS</sub>                                     | 250                               |  | 350                               |  | ps              |
|                               | Address and control input hold time                  | t <sub>IH</sub>                                     | 375                               |  | 475                               |  | ps              |
|                               | CAS# to CAS# command delay                           | t <sub>CCD</sub>                                    | 2                                 |  | 2                                 |  | t <sub>CK</sub> |
|                               | ACTIVE to ACTIVE (same bank) command                 | t <sub>RC</sub>                                     | 55                                |  | 55                                |  | ns              |
|                               | ACTIVE bank a to ACTIVE bank b command               | t <sub>RRD</sub>                                    | 7.5                               |  | 7.5                               |  | ns              |
|                               | ACTIVE to READ or WRITE delay                        | t <sub>RCd</sub>                                    | 15                                |  | 15                                |  | ns              |
|                               | ACTIVE to PRECHARGE command                          | t <sub>RAS</sub>                                    | 40                                | 70,000   | 40                                | 70,000   | ns              |
|                               | Internal READ to precharge command delay             | t <sub>RTP</sub>                                    | 7.5                               |  | 7.5                               |  | ns              |
|                               | 6 Write recovery time                                | t <sub>WR</sub>                                     | 15                                |  | 15                                |  | ns              |
|                               | Auto precharge write recovery + precharge time       | t <sub>DAL</sub>                                    | t <sub>WR</sub> + t <sub>RP</sub> |  | t <sub>WR</sub> + t <sub>RP</sub> |  | ns              |
|                               | Internal WRITE to READ command delay                 | t <sub>WTR</sub>                                    | 7.5                               |  | 10                                |  | ns              |
|                               | PRECHARGE command period                             | t <sub>RP</sub>                                     | 15                                |  | 15                                |  | ns              |
|                               | LOAD MODE command cycle time                         | t <sub>MRD</sub>                                    | 2                                 |  | 2                                 |  | t <sub>CK</sub> |
|                               | OCD Drive mode delay                                 | t <sub>OIT</sub>                                    | 0                                 | 12   | 0                                 | 12   | ns              |
| CKE low to CK,CK# uncertainty | t <sub>DELAY</sub>                                   | t <sub>IS</sub> + t <sub>CK</sub> + t <sub>IH</sub> |                                   | t <sub>IS</sub> + t <sub>CK</sub> + t <sub>IH</sub>  |                                   | ns   |                 |
| Refresh                       | REFRESH to REFRESH command interval                  | t <sub>RFC</sub>                                    | 105                               | 70,000   | 105                               | 70,000   | ns              |
|                               | Average periodic refresh interval                    | t <sub>REFI</sub>                                   |                                   | 7.8  |                                   | 7.8  | μs              |
| Self Refresh                  | Exit self refresh to non-READ command                | t <sub>XSNR</sub>                                   | t <sub>RFC</sub> (MIN) + 10       |  | t <sub>RFC</sub> (MIN) + 10       |  | ns              |
|                               | Exit self refresh to READ command                    | t <sub>XSRD</sub>                                   | 200                               |  | 200                               |  | t <sub>CK</sub> |
|                               | Exit self refresh timing reference                   | t <sub>ISXR</sub>                                   | 250                               |  | 350                               |  | ps              |
| ODT                           | ODT turn-on delay                                    | t <sub>AO<sub>ND</sub></sub>                        | 2                                 | 2  | 2                                 | 2  | t <sub>CK</sub> |
|                               | ODT turn-on  | t <sub>AO<sub>N</sub></sub>                         | t <sub>AC</sub> (MIN)             | t <sub>AC</sub> (MAX) + 1000                         | t <sub>AC</sub> (MIN)             | t <sub>AC</sub> (MAX) + 1000                         | ps              |
|                               | ODT turn-off delay                                   | t <sub>AO<sub>FD</sub></sub>                        | 2.5                               | 2.5  | 2.5                               | 2.5  | t <sub>CK</sub> |
|                               | ODT turn-off   | t <sub>AO<sub>F</sub></sub>                         | t <sub>AC</sub> (MIN)             | t <sub>AC</sub> (MAX) + 600                          | t <sub>AC</sub> (MIN)             | t <sub>AC</sub> (MAX) + 600                          | ps              |
|                               | ODT turn-on (power-down mode)                        | t <sub>AO<sub>NPD</sub></sub>                       | t <sub>AC</sub> (MIN) + 2000      | 2 x t <sub>CK</sub> + t <sub>AC</sub> (MAX) + 1000   | t <sub>AC</sub> (MIN) + 2000      | 2 x t <sub>CK</sub> + t <sub>AC</sub> (MAX) + 1000   | ps              |
|                               | ODT turn-off (power-down mode)                       | t <sub>AO<sub>FPD</sub></sub>                       | t <sub>AC</sub> (MIN) + 2000      | 2.5 x t <sub>CK</sub> + t <sub>AC</sub> (MAX) + 1000 | t <sub>AC</sub> (MIN) + 2000      | 2.5 x t <sub>CK</sub> + t <sub>AC</sub> (MAX) + 1000 | ps              |
|                               | ODT to power-down entry latency                      | t <sub>AN<sub>PD</sub></sub>                        | 3                                 |  | 3                                 |  | t <sub>CK</sub> |
|                               | ODT power-down exit latency                          | t <sub>AX<sub>PD</sub></sub>                        | 8                                 |  | 8                                 |  | t <sub>CK</sub> |
| Power-Down                    | Exit active power-down to READ command, MR[bit12=0]  | t <sub>XARD</sub>                                   | 2                                 |  | 2                                 |  | t <sub>CK</sub> |
|                               | Exit active power-down to READ command, MR[bit12=1]  | t <sub>XARDS</sub>                                  | 6 - AL                            |  | 6 - AL                            |  | t <sub>CK</sub> |
|                               | A Exit precharge power-down to any non-READ command. | t <sub>XP</sub>                                     | 2                                 |  | 2                                 |  | t <sub>CK</sub> |
|                               | CKE minimum high/low time                            | t <sub>CKE</sub>                                    | 3                                 |  | 3                                 |  | t <sub>CK</sub> |




**ORDERING INFORMATION FOR AD6**

| Part Number         | Speed          | CAS Latency | t <sub>RC</sub> D | t <sub>RP</sub> | Height*         |
|---------------------|----------------|-------------|-------------------|-----------------|-----------------|
| WV3HG64M72AER534AD6 | 266MHz/533Mb/s | 4           | 4                 | 4               | 18.29mm (0.72") |
| WV3HG64M72AER403AD6 | 200MHz/400Mb/s | 3           | 3                 | 3               | 18.29mm (0.72") |

NOTES:

- RoHS product. ("G" = RoHS Compliant)
- Vendor specific part numbers are used to provide memory component source control. The place holder for this is shown as a lower case "x" in the part numbers above and is to be replaced with respective vendors code. Consult factory for qualified sourcing options. (M = Micron, S = Samsung & consult factory for others)
- Consult factory for availability of industrial temperature (-40°C to 85°C) option

**PACKAGE DIMENSIONS FOR AD6**




\* ALL DIMENSIONS ARE IN MILLIMETERS AND (INCHES)





**PART NUMBERING GUIDE**





**Document Title**

512MB – 64Mx72 DDR2 SDRAM REGISTERED, w/PLL

**Revision History**

| <b>Rev #</b> | <b>History</b> | <b>Release Date</b> | <b>Status</b> |
|--------------|----------------|---------------------|---------------|
| Rev 0        | Created        | March 2005          | Advanced      |
| Rev 1        | New Updates    | March 2005          | Advanced      |