



N-Channel 25-V (D-S) MOSFET

CHARACTERISTICS


- N-Channel Vertical DMOS
- Macro Model (Model Subcircuit)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

DESCRIPTION

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to 125°C temperature ranges under the pulsed 0-V to 10-V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.









SPECIFICATIONS ($T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Condition	Simulated Data	Measured Data	Unit
Static					
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	1.8		V
On-State Drain Current ^a	$I_{D(on)}$	$V_{DS} = 5 \text{ V}, V_{GS} = 10 \text{ V}$	1013		A
Drain-Source On-State Resistance ^a	$r_{DS(on)}$	$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	0.0041	0.0042	Ω
		$V_{GS} = 4.5 \text{ V}, I_D = 15 \text{ A}$	0.0063	0.0062	
Forward Voltage ^a	V_{SD}	$I_S = 30 \text{ A}, V_{GS} = 0 \text{ V}$	0.90	0.90	V
Dynamic^b					
Input Capacitance	C_{iss}	$V_{DS} = 12 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	3956	3600	pF
Output Capacitance	C_{oss}		820	790	
Reverse Transfer Capacitance	C_{rss}		338	430	
Total Gate Charge	Q_g	$V_{DS} = 12 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 50 \text{ A}$	30	30	nC
Gate-Source Charge	Q_{gs}		10.5	10.5	
Gate-Drain Charge	Q_{gd}		10.5	10.5	

Notes

- a. Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.
- b. Guaranteed by design, not subject to production testing.



COMPARISON OF MODEL WITH MEASURED DATA ($T_J=25^\circ\text{C}$ UNLESS OTHERWISE NOTED)



Note: Dots and squares represent measured data.