

# 128 Pin Enhanced Super I/O Controller with ACPI Support

### **FEATURES**

- 5 Volt Operation
- PC98/99 and ACPI 1.0 Compliant
- Battery Back-up for Wake-Events
- ISA Host Interface
- ISA Plug-and-Play Compatible Register Set
  - 12 IRQ Options
  - 15 Serial IRQ Options
  - 16 Bit Address Qualification
  - Four DMA Options
  - 12mA AT Bus Drivers
- BIOS Buffer
- 20 GPI/O Pins
- 32 kHz Standby Clock Output
- Soft Power Management
- ACPI/PME Support
- SCI/SMI Support
  - Watchdog timer
  - Power Button Override Event
  - Either Edge Triggered Interrupts
- Intelligent Auto Power Management
  - Shadowed Write-only Registers
  - Programmable Wake-up Event Interface
- 8042 Keyboard Controller
  - 2K Program ROM
  - 256 Bytes Data RAM
  - Asynchronous Access to Two Data Registers and One Status Register
  - Supports Interrupt and Polling Access
  - 8 Bit Timer/Counter

- Port 92 Support
- Fast Gate A20 and Hardware Keyboard Reset
- 2.88MB Super I/O Floppy Disk Controller
  - Relocatable to 480 Different Addresses
  - Licensed CMOS 765B Floppy Disk Controller
  - Advanced Digital Data Separator
  - SMSC's Proprietary 82077AA Compatible Core
  - Sophisticated Power Control Circuitry (PCC) Including Multiple Powerdown Modes for Reduced Power Consumption
  - Supports Two Floppy Drives Directly
  - Software Write Protect
  - FDC on Parallel Port
  - Low Power CMOS Design
  - Supports Vertical Recording Format
  - 16 Byte Data FIFO
  - 100% IBM® Compatibility
  - Detects All Overrun and Underrun Conditions
  - 24mA Drivers and Schmitt Trigger Inputs
- Enhanced FDC Digital Data Separator
  - Low Cost Implementation
  - No Filter Components Required
  - 2 Mbps, 1 Mbps, 500 Kbps, 300 Kbps, 250 Kbps Data Rates
  - Programmable Precompensation Modes
- Serial Ports
  - Relocatable to 480 Different Addresses

- Two High Speed NS16C550A Compatible UARTs with Send/Receive 16 Byte FIFOs
- Programmable Baud Rate Generator
- Modem Control Circuitry Including 230K and 460K Baud
- IrDA 1.0, HP-SIR, ASK-IR Support
- Ring Wake Filter

- - Relocatable to 480 Different Addresses

  - Standard Mode IBM PC/XT<sup>®</sup>, PC/AT<sup>®</sup>, and PS/2<sup>™</sup> Compatible Bidirectional ParallelPort
  - Enhanced Mode
  - Enhanced Parallel Port (EPP) Compatible EPP 1.7 and EPP 1.9 (IEEE 1284 Compliant)
  - High Speed Mode
  - Microsoft and Hewlett Packard Extended Capabilities Port (ECP)
  - Compatible (IEEE 1284 Compliant)
    Incorporates ChiProtect<sup>™</sup> Circuitry for Protection Against Damage Due to Printer Power-On
  - 14 mA Output Drivers
- 128 Pin QFP Package

### **TABLE OF CONTENTS**

FEATURES	1
GENERAL DESCRIPTION	5
DESCRIPTION OF PIN FUNCTIONS	7
BUFFER TYPE DESCRIPTIONS	
GENERAL PURPOSE I/O PINS	11
REFERENCE DOCUMENTS	12
FUNCTIONAL DESCRIPTION	14
SUPER I/O REGISTERS	14
HOST PROCESSOR INTERFACE	14
FLOPPY DISK CONTROLLER	15
FDC INTERNAL REGISTERS	15
COMMAND SET/DESCRIPTIONS	38
INSTRUCTION SET	41
DATA TRANSFER COMMANDS	53
CONTROL COMMANDS	62
SERIAL PORT (UART)	69
INFRARED INTERFACE	85
PARALLEL PORT	86
IBM XT/AT COMPATIBLE, BI-DIRECTIONAL AND EPP MODES	88
EXTENDED CAPABILITIES PARALLEL PORT	94
OPERATION	
PARALLEL PORT FLOPPY DISK CONTROLLER	107
POWER MANAGEMENT	109
UART POWER MANAGEMENT	113
PARALLEL PORT	
INTERNAL PWRGOOD	
32.768 KHz STANDBY CLOCK OUTPUT	
SERIAL IRQ	
BIOS BUFFER	
GENERAL PURPOSE I/O	
DESCRIPTION	
RUN STATE GPIO DATA REGISTER ACCESS	
GPIO CONFIGURATION	
WATCH DOG TIMER	126

8042 KEYBOARD CONTROLLER DESCRIPTION	
SOFT POWER MANAGEMENT	136
BUTTON OVERRIDE FEATURE	139
ACPI/PME/SMI FEATURES	141
ACPI FEATURES	141
PME SUPPORT	
ACPI, PME AND SMI REGISTERS	
EITHER EDGE TRIGGERED INTERRUPTS	
CONFIGURATION	
SYSTEM ELEMENTS	
CONFIGURATION SEQUENCE	
CONFIGURATION REGISTERS	
OPERATIONAL DESCRIPTION	
MAXIMUM GUARANTEED RATINGS*	199
DC ELECTRICAL CHARACTERISTICS	199
AC TIMING	
CAPACITIVE LOADING	
ECP PARALLEL PORT TIMING	229

### **GENERAL DESCRIPTION**

The FDC37B72x incorporates a keyboard interface, SMSC's true CMOS 765B floppy disk controller, advanced digital data separator, 16 byte data FIFO, two 16C550 compatible UARTs, one Multi-Mode parallel port which includes ChiProtect circuitry plus EPP and ECP support, on-chip 12 mA AT bus drivers, and two floppy direct drive support, soft power management and SMI support and Intelligent Power Management including PME and SCI/ACPI support. The true CMOS 765B core provides 100% compatibility with IBM PC/XT and PC/AT architectures in addition to providing data overflow and underflow protection. The SMSC advanced digital data separator incorporates SMSC's patented data separator technology, allowing for ease of testing and use. Both on-chip UARTs are compatible with the NS16C550A. The parallel port is compatible with IBM PC/AT architecture, as well as EPP and ECP. The FDC37B72x incorporates sophisticated power control circuitry (PCC) which includes support for keyboard, mouse, modem ring, power button support and other wake-up events. The PCC supports multiple low power down modes.

The FDC37B72x provides features for compliance with the "Advanced Configuration and Power Interface Specification" (ACPI).

These features include support of both legacy and ACPI power management models through the selection of SMI or SCI. It implements a power button override event (4 second button hold to turn off the system) and either edge triggered interrupts.

The FDC37B72x provides support for the ISA Plug-and-Play Standard (Version 1.0a) and provides for the recommended functionality to support Windows '95/'98 and PC98/PC99. Through internal configuration registers, each of the FDC37B72x's logical device's I/O address, DMA channel and IRQ channel may be programmed. There are 480 I/O address location options, 12 IRQ pin options or Serial IRQ option, and four DMA channel options for each logical device.

The FDC37B72x Floppy Disk Controller and data separator do not require any external filter components and are therefore easy to use, offer lower system cost and reduced board area. The FDC is software and register compatible with SMSC's proprietary 82077AA core.




FIGURE 1 - FDC37B72x PIN CONFIGURATION

### **DESCRIPTION OF PIN FUNCTIONS**

**TABLE 1 - DESCRIPTION OF PIN FUNCTIONS** 

DIN	TABLE 1 - DESCRIPTION OF PIN FUNCTIONS							
PIN No./QFP	NAME	TOTAL	SYMBOL	BUFFER TYPE				
NO./QFP	PROCESSOR/HOST INTE			BUFFER ITPE				
44-47,	System Data Bus	8 8	SD[0:7]	IO12				
44-47, 49-52	System Data Bus	0	SD[0.7]	1012				
23-38	16-bit System Address Bus	16	SA[0:15]	ı				
43	Address Enable	10	AEN	<u>'</u>				
64	I/O Channel Ready	1	IOCHRDY	OD12				
53	ISA Reset Drive	1	RESET_DRV	IS				
40	Serial IRQ/IRQ15	1	SER_IRQ	IO12				
39	PCI Clock/IRQ14/GP50	1	PCI_CLK	IO12				
55	DMA Request 0	1	DRQ0	012				
57	DMA Request 1	1	DRQ1	012				
59	DMA Request 2	1	DRQ2	012				
54	DMA Acknowledge 0	1	nDACK0	U12 				
56		1	nDACK0	<u>'</u>				
	DMA Acknowledge 1 DMA Acknowledge 2			<u> </u>				
58		1	nDACK2	010				
61	DMA Request 3	1	DRQ3	O12				
60	DMA Acknowledge 3	1	nDACK3 TC	l l				
63	Terminal Count	1		I				
41	I/O Read	1	nIOR nIOW	I				
42	I/O Write	1	niOvv					
00	CLOCKS (4)		01.001/1	101.14				
22	14.318MHz Clock Input	1	CLOCKI	ICLK				
66	32.768kHz Crystal Input	1	XTAL1	ICLK				
68	32.768kHz Crystal Driver	1	XTAL2	OCLK2				
18	32.768kHz Clock Out	1	CLK32OUT	O8				
	POWER PINS (1		1,00	T				
62, 93,	+5V Supply Voltage	3	VCC					
121	B: 110	4	1/00					
7, 48,	Digital Ground	4	VSS					
74, 104	Analan Craund	4	A)/CC					
67	Analog Ground	1	AVSS VTR					
69 65	Trickle Supply Voltage	1	VBAT					
65	Battery Voltage	•	VBAT					
40	POWER MANAGEMI	1 .	DOWEDON	0004				
19	Power On	1	nPOWERON	OD24				
20	Button In	1	BUTTON_IN	1				
21	Power Management Event/SCI/IRQ9	1 (40)	nPME	O12				
10	FDD INTERFACE	· · ·		10				
16	Read Disk Data	1	nRDATA	IS				
11	Write Gate	1	nWGATE	024				
10	Write Disk Data	1	nWDATA	O24				

PIN				1
No./QFP	NAME	TOTAL	SYMBOL	BUFFER TYPE
12	Head Select	1	nHDSEL	O24
8	Step Direction	1	nDIR	O24
9	Step Pulse	1	nSTEP	O24
17	Disk Change	1	nDSKCHG	IS
5	Drive Select 0	1	nDS0	O24
6	Drive Select 0	1	nDS1	IO24
3	Motor On 0	1	nMTR0	O24
4	Motor On 1/GP16	1	nMTR1	1024
15	Write Protected	1	nWRTPRT	IS
14	Track 0	1	nTRKO	IS
13	Index Pulse Input	1	nINDEX	IS
1	Drive Density Select 0	1	DRVDEN0	O24
2	Drive Density Select 0  Drive Density Select 1/GP52/IRQ8/nSMI	1	DRVDEN0	IO24
	GENERAL PURPOSE	-	DRVDENI	1024
77		· · · · ·	GP10	IO12
77 78	General Purpose 10/nSMI General Purpose 11/nRING/EETI (Note 4)	1	GP10 GP11	1012
		1		104 104
79	General Purpose 12/WDT/P17/P12/EETI	1	GP12	104
90	(Note 4) General Purpose 13/LED Driver	1	GP13	1024
80		1		
81	General Purpose 14/Infrared Rx	1	GP14	104
82	General Purpose 15/Infrared Tx (Note 3)  BIOS INTERFACE		GP15	1024
83	ROM Bus 0/IRQ1/GP60/nSMI	· · · · · · · · · · · · · · · · · · ·	RD0	IO12
84	ROM Bus 1/IRQ3/GP61/LED	1	RD1	1012
		1	RD2	IO24 IO12
85	ROM Bus 2/IRQ4/GP62/nRING			
86	ROM Bus 3/IRQ5/GP63/WDT	1	RD3 RD4	IO12 IO12
87	ROM Bus 4/IRQ6/GP64/P17/P12	1		
88	ROM Bus 5/IRQ7/GP65	1	RD5	IO12
89	ROM Bus 6/IRQ8/GP66	1	RD6	IO12
90	ROM Bus 7/IRQ10/GP67	1	RD7	IO12
91	nROMCS/IRQ11/GP53/EETI (Note 4)	1	nROMCS	IO12
92	nROMOE/IRQ12/GP54/EETI (Note 4)	1	nROMOE	IO12
440	SERIAL PORT 1 INTER	i	DVD4	
112	Receive Serial Data 1	1	RXD1	1
113	Transmit Serial Data 1	1	TXD1	04
115	Request to Send 1	1	nRTS1/	IO4
440	110		SYSOP	
	Clear to Send 1	1	nCTS1	1
117	Data Terminal Ready 1	1	nDTR1	04
114	Data Set Ready 1	1	nDSR1	<u>                                     </u>
119	Data Carrier Detect 1	1	nDCD1	<u>                                     </u>
118	Ring Indicator 1	1	nRI1	
	SERIAL PORT 2 INTER	i		
123	Receive Serial Data 2/Infrared Rx	1	RXD2/IRRX	

PIN			0.410.01	
No./QFP	NAME	TOTAL	SYMBOL	BUFFER TYPE
124	Transmit Serial Data 2/Infrared Tx (Note 3)	1	TXD2/IRTX	O24
126	Request to Send 2	1	nRTS2	O4
127	Clear to Send 2	1	nCTS2	I
128	Data Terminal Ready	1	nDTR2	O4
125	Data Set Ready 2	1	nDSR2	1
122	Data Carrier Detect 2	1	nDCD2	I
120	Ring Indicator 2	1	nRI2	I
	PARALLEL PORT INTER	RFACE (17)	)	
96-103	Parallel Port Data Bus	8	PD[0:7]	IOP14
95	Printer Select	1	nSLCTIN	OP14
94	Initiate Output	1	nINIT	OP14
110	Auto Line Feed	1	nALF	OP14
111	Strobe Signal	1	nSTROBE	OP14
107	Busy Signal	1	BUSY	I
108	Acknowledge Handshake	1	nACK	I
106	Paper End	1	PE	I
105	Printer Selected	1	SLCT	I
109	Error at Printer	1	nERROR	I
	KEYBOARD/MOUSE INT	ERFACE (6	6)	
70	Keyboard Data	1	KDAT	IOD16
71	Keyboard Clock	1	KCLK	IOD16
72	72 Mouse Data		MDAT	IOD16
73	Mouse Clock	1	MCLK	IOD16
75	Keyboard Reset	1	KBDRST	O4
			(Note 2)	
76	Gate A20	1	A20M	04

Note 1: The "n" as the first letter of a signal name indicates an "Active Low" signal. Note 2: KBDRST is active low.

Note 3: This pin defaults to an output and low. When configured as IRTX (or IRTX2), this pin is low when the IR block is not transmitting.

Note 4: EETI is the Either Edge Triggered Interrupt Input function.

### **BUFFER TYPE DESCRIPTIONS**

### **TABLE 2 - BUFFER TYPES**

SYMBOL	DESCRIPTION
1	Input, TTL compatible.
IS	Input with Schmitt trigger.
ICLK	Clock Input.
OCLK2	Clock Output, 2mA sink, 2mA source.
IO4	Input/Output, 4mA sink, 2mA source.
IOP4	Input/Output, 4mA sink, 2mA source. Backdrive Protected.
04	Output, 4mA sink, 2mA source.
O8	Output, 8mA sink, 4mA source.
IO12	Input/Output, 12mA sink, 6mA source.
O12	Output, 12mA sink, 6mA source.
OP12	Output, 12mA sink, 6mA source. Backdrive Protected.
OD12	Output, Open Drain, 12 mA sink.
IOP14	Input/Output, 14mA sink, 14mA source. Backdrive Protected.
OD14	Output, Open Drain, 14mA sink.
OP14	Output, 14mA sink, 14mA source. Backdrive Protected.
IOD16	Input/Output, Open Drain, 16mA sink
O24	Output, 24mA sink, 12mA source.
OD24	Output, Open Drain, 24mA sink.

### **GENERAL PURPOSE I/O PINS**

TABLE 3 - GENERAL PURPOSE I/O PIN FUNCTIONS

PIN NO.	DEFAULT	ALTERNATE	ALTERNATE	ALTERNATE		INDEX	
QFP	FUNCTION	FUNCTION 1	FUNCTION 2	FUNCTION 3	BUFFER TYPE <sup>5</sup>	REG.	GPIO
77	GPIO	nSMI	-	-	IOP4/(OP12/ OD12)	GP1	GP10
78	GPIO	nRING	EETI <sup>1</sup>	-	IOP4/I/I	GP1	GP11
79	GPIO	WDT	P17/P12 <sup>4</sup>	EETI <sup>1</sup>	IOP4/O4/IO4/I	GP1	GP12
80	GPIO	LED	-	-	IOP4/O24	GP1	GP13
81	GPIO	IRRX2	-	-	IOP4/I	GP1	GP14
82	GPIO	IRTX2	-	-	IOP4/O24	GP1	GP15
4	nMTR1	GPIO	-	-	(O24/OD24)/ IOP4	GP1	GP16
6	nDS1	GPIO	-	-	(O24/OD24)/ IOP4	GP1	GP17
39	PCI_CLK	IRQ14	GPIO	-	CLKIN/(O12/ OD12)/IOP4	GP5	GP50
2	DRVDEN1	GPIO	IRQ8	nSMI	(O24/OD24) /IOP4/ (OP12/OD12)/ (OP12/OD12)	GP5	GP52
91	nROMCS <sup>2</sup>	IRQ11	GPIO	EETI <sup>1</sup>	IO12/(O12/ OD12)/IOP4/I	GP5	GP53
92	nROMOE <sup>2</sup>	IRQ12	GPIO	EETI <sup>1</sup>	IO12/(O12/ OD12)/IOP4/I	GP5	GP54
83	RD0 <sup>2,3</sup>	IRQ1	GPIO	nSMI	IO12/(O12/ OD12)/IOP4/ (OP12/OD12)	GP6	GP60
84	RD1 <sup>2,3</sup>	IRQ3	GPIO	LED	IO12/(O12/ OD12)/IOP4/ O24	GP6	GP61
85	RD2 <sup>2,3</sup>	IRQ4	GPIO	nRING	IO12/(O12/ OD12)/IOP4/I	GP6	GP62
86	RD3 <sup>2,3</sup>	IRQ5	GPIO	WDT	IO12/(O12/ OD12)/IOP4/ O4	GP6	GP63
87	RD4 <sup>2,3</sup>	IRQ6	GPIO	P17/P12 <sup>4</sup>	IO12/(O12/ OD12)/IOP4/ IO4	GP6	GP64
88	RD5 <sup>2,3</sup>	IRQ7	GPIO	-	IO12/(O12/ OD12)/IOP4	GP6	GP65
89	RD6 <sup>2,3</sup>	IRQ8	GPIO	-	IO12/(OP12/ OD12)/IOP4	GP6	GP66
90	RD7 <sup>2,3</sup>	IRQ10	GPIO	-	IO12/(O12/ OD12)/IOP4	GP6	GP67

Note 1: Either Edge Triggered Interrupt Inputs.

Note 2: At power-up, RD0-7, nROMCS and nROMOE function as the XD Bus. To use RD0-7 for alternate functions, nROMCS must stay high until those pins are finished being programmed.

Note 3: These pins cannot be programmed as open drain pins in their original function.

- Note 4: The function of P17 or P12 is selected via the P17/P12 select bit in the Ring Filter Select Register in Logical Device 8 at 0xC6. Default is P17.
- Note 5: Buffer types per function are separated by a forward slash "/". Multiple buffer types per function are separated by a forward slash "/" and enclosed in parentheses; e.g., IRQ outputs can be open drain or push-pull and are shown as "(O12/OD12)".

### **REFERENCE DOCUMENTS**

- IEEE 1284 Extended Capabilities Port Protocol and ISA Standard, Rev. 1.14, July 14, 1993.
- Hardware Description of the 8042, Intel 8 bit Embedded Controller Handbook.
- PCI Bus Power Management Interface Specification, Rev. 1.0, Draft, March 18, 1997.




FIGURE 2 - FDC37B72x BLOCK DIAGRAM

### **FUNCTIONAL DESCRIPTION**

### **SUPER I/O REGISTERS**

### **HOST PROCESSOR INTERFACE**

The address map, shown below in Table 1, shows the addresses of the different blocks of the Super I/O immediately after power up. The base addresses of the FDC, serial and parallel ports can be moved via the configuration registers. Some addresses are used to access more than one register.

The host processor communicates with the FDC37B72x through a series of read/write registers. The port addresses for these registers are shown in Table 1. Register access is accomplished through programmed I/O or DMA transfers. All registers are 8 bits wide. All host interface output buffers are capable of sinking a minimum of 12 mA.

TABLE 4 - SUPER I/O BLOCK ADDRESSES

ADDRESS	BLOCK NAME	LOGICAL DEVICE	NOTES
Base+(0-5) and +(7)	Floppy Disk	0	
Base+(0-3) Base+(0-7) Base+(0-3), +(400-402) Base+(0-7), +(400-402)	Parallel Port SPP EPP ECP ECP+EPP+SPP	3	
Base+(0-7)	Serial Port Com 1	4	
Base+(0-7)	Serial Port Com 2	5	IR Support
60, 64	KYBD	7	
Base + (0-17h) Base + (0-1)	ACPI, PME, SMI Configuration	A	

Note 1: Refer to the configuration register descriptions for setting the base address

### FLOPPY DISK CONTROLLER

The Floppy Disk Controller (FDC) provides the interface between a host microprocessor and the floppy disk drives. The FDC integrates the functions of the Formatter/Controller, Digital Data Separator, Write Precompensation and Data Rate Selection logic for an IBM XT/AT compatible FDC. The true CMOS 765B core guarantees 100% IBM PC XT/AT compatibility in addition to providing data overflow and underflow protection.

The FDC is compatible to the 82077AA using SMSC's proprietary floppy disk controller core.

### **FDC INTERNAL REGISTERS**

The Floppy Disk Controller contains eight internal registers that facilitate the interfacing between the host microprocessor and the disk drive. TABLE 5 shows the addresses required to access these registers. Registers other than the ones shown are not supported. The rest of the description assumes that the primary addresses have been selected.

**TABLE 5 - STATUS, DATA AND CONTROL REGISTERS** 

(Shown with base addresses of 3F0 and 370)

PRIMARY SECONDARY							
ADDRESS	ADDRESS	R/W	REGISTER				
3F0	370	R	Status Register A (SRA)				
3F1	371	R	Status Register B (SRB)				
3F2	372	R/W	Digital Output Register (DOR)				
3F3	373	R/W	Tape Drive Register (TSR)				
3F4	374	R	Main Status Register (MSR)				
3F4	374	W	Data Rate Select Register (DSR)				
3F5	375	R/W	Data (FIFO)				
3F6	376		Reserved				
3F7	377	R	Digital Input Register (DIR)				
3F7	377	W	Configuration Control Register (CCR)				

### STATUS REGISTER A (SRA)

### Address 3F0 READ ONLY

This register is read-only and monitors the state of the FINTR pin and several disk interface pins in PS/2 and Model 30 modes. The SRA can be accessed at any time when in PS/2 mode. In the PC/AT mode the data bus pins D0 - D7 are held in a high impedance state for a read of address 3F0.

### PS/2 Mode

	7	6	5	4	3	2	1	0
	INT PENDING	nDRV2	STEP	nTRK0	HDSEL	nINDX	nWP	DIR
RESET COND.	0	1	0	N/A	0	N/A	N/A	0

### **BIT 0 DIRECTION**

Active high status indicating the direction of head movement. A logic "1" indicates inward direction; a logic "0" indicates outward direction.

### **BIT 1 nWRITE PROTECT**

Active low status of the WRITE PROTECT disk interface input. A logic "0" indicates that the disk is write protected. (See also Force Write Protect Function)

#### BIT 2 nINDEX

Active low status of the INDEX disk interface input.

### **BIT 3 HEAD SELECT**

Active high status of the HDSEL disk interface input. A logic "1" selects side 1 and a logic "0" selects side 0.

### BIT 4 nTRACK 0

Active low status of the TRK0 disk interface input.

#### BIT 5 STEP

Active high status of the STEP output disk interface output pin.

### BIT 6 nDRV2

Active low status of the DRV2 disk interface input pin, indicating that a second drive has been installed. Note: This function is not supported in this chip. (Always 1, indicating 1 drive)

### **BIT 7 INTERRUPT PENDING**

Active high bit indicating the state of the Floppy Disk Interrupt output.

#### PS/2 Model 30 Mode

	7	6	5	4	3	2	1	0
	INT PENDING	DRQ	STEP F/F	TRK0	nHDSEL	INDX	WP	nDIR
RESET COND.	0	0	0	N/A	1	N/A	N/A	1

### BIT 0 nDIRECTION

Active low status indicating the direction of head movement. A logic "0" indicates inward direction; a logic "1" indicates outward direction.

### **BIT 1 WRITE PROTECT**

Active high status of the WRITE PROTECT disk interface input. A logic "1" indicates that the disk is write protected. (See also Force Write Protect Function)

### **BIT 2 INDEX**

Active high status of the INDEX disk interface input.

### **BIT 3 nHEAD SELECT**

Active low status of the HDSEL disk interface input. A logic "0" selects side 1 and a logic "1" selects side 0.

#### BIT 4 TRACK 0

Active high status of the TRK0 disk interface input.

### BIT 5 STEP

Active high status of the latched STEP disk interface output pin. This bit is latched with the STEP output going active, and is cleared with a read from the DIR register, or with a hardware or software reset.

### **BIT 6 DMA REQUEST**

Active high status of the DRQ output pin.

### **BIT 7 INTERRUPT PENDING**

Active high bit indicating the state of the Floppy Disk Interrupt output.

### **STATUS REGISTER B (SRB)**

### Address 3F1 READ ONLY

This register is read-only and monitors the state of several disk interface pins in PS/2 and Model 30 modes. The SRB can be accessed at any time

when in PS/2 mode. In the PC/AT mode the data bus pins D0 - D7 are held in a high impedance state for a read of address 3F1.

### PS/2 Mode

		7	6	5	4	3	2	1	0
		1	1	DRIVE			WGATE	MOT	MOT
_				SEL0	TOGGLE	TOGGLE		EN1	EN0
	RESET COND.	1	1	0	0	0	0	0	0

### BIT 0 MOTOR ENABLE 0

Active high status of the MTR0 disk interface output pin. This bit is low after a hardware reset and unaffected by a software reset.

### **BIT 1 MOTOR ENABLE 1**

Active high status of the MTR1 disk interface output pin. This bit is low after a hardware reset and unaffected by a software reset.

### **BIT 2 WRITE GATE**

Active high status of the WGATE disk interface output.

### **BIT 3 READ DATA TOGGLE**

Every inactive edge of the RDATA input causes this bit to change state.

### **BIT 4 WRITE DATA TOGGLE**

Every inactive edge of the WDATA input causes this bit to change state.

### **BIT 5 DRIVE SELECT 0**

Reflects the status of the Drive Select 0 bit of the DOR (address 3F2 bit 0). This bit is cleared after a hardware reset and it is unaffected by a software reset.

### **BIT 6 RESERVED**

Always read as a logic "1".

### **BIT 7 RESERVED**

Always read as a logic "1".

#### PS/2 Model 30 Mode

	7	6	5	4	3	2	1	0
	nDRV2	nDS1	nDS0	WDATA	RDATA	WGATE	nDS3	nDS2
				F/F	F/F	F/F		
RESET COND.	N/A	1	1	0	0	0	1	1

#### BIT 0 nDRIVE SELECT 2

The DS2 disk interface is not supported. (Always 1)

### BIT 1 nDRIVE SELECT 3

The DS3 disk interface is not supported. (Always 1)

### **BIT 2 WRITE GATE**

Active high status of the latched WGATE output signal. This bit is latched by the active going edge of WGATE and is cleared by the read of the DIR register.

### BIT 3 READ DATA

Active high status of the latched RDATA output signal. This bit is latched by the inactive going

edge of RDATA and is cleared by the read of the DIR register.

### BIT 4 WRITE DATA

Active high status of the latched WDATA output signal. This bit is latched by the inactive going edge of WDATA and is cleared by the read of the DIR register. This bit is not gated with WGATE.

### BIT 5 nDRIVE SELECT 0

Active low status of the DS0 disk interface output.

### BIT 6 nDRIVE SELECT 1

Active low status of the DS1 disk interface output.

### BIT 7 nDRV2

Active low status of the DRV2 disk interface input, this is not supported. (Always 1).

### **DIGITAL OUTPUT REGISTER (DOR)**

#### Address 3F2 READ/WRITE

The DOR controls the drive select and motor enables of the disk interface outputs. It also

contains the enable for the DMA logic and a software reset bit. The contents of the DOR are unaffected by a software reset. The DOR can be written to at any time.

	7	6	5	4	3	2	1	0
	MOT	MOT	MOT	MOT	DMAEN	nRESE	DRIVE	DRIVE
	EN3	EN2	EN1	EN0		Т	SEL1	SEL0
RESET COND.	0	0	0	0	0	0	0	0

### BIT 0 and 1 DRIVE SELECT

These two bits are binary encoded for the drive selects, thereby allowing only one drive to be selected at one time.

#### BIT 2 nRESET

A logic "0" written to this bit resets the Floppy disk controller. This reset will remain active until a logic "1" is written to this bit. This software reset does not affect the DSR and CCR registers, nor does it affect the other bits of the DOR register. The minimum reset duration required is 100ns, therefore toggling this bit by consecutive writes to this register is a valid method of issuing a software reset.

### **BIT 3 DMAEN**

PC/AT and Model 30 Mode:

Writing this bit to logic "1" will enable the DRQ, nDACK, TC and FINTR outputs. This bit being a logic "0" will disable the nDACK and TC inputs, and hold the DRQ and FINTR outputs in a high

impedance state. This bit is a logic "0" after a reset and in these modes.

PS/2 Mode: In this mode the DRQ, nDACK, TC and FINTR pins are always enabled. During a reset, the DRQ, nDACK, TC, and FINTR pins will remain enabled, but this bit will be cleared to a logic "0".

### **BIT 4 MOTOR ENABLE 0**

This bit controls the MTR0 disk interface output. A logic "1" in this bit will cause the output pin to go active.

### **BIT 5 MOTOR ENABLE 1**

This bit controls the MTR1 disk interface output. A logic "1" in this bit will cause the output pin to go active.

### **BIT 6 MOTOR ENABLE 2**

The MTR2 disk interface output is not. (Always 0)

### **BIT 7 MOTOR ENABLE 3**

The MTR3 disk interface output is not. (Always 0)

**TABLE 6 - DRIVE ACTIVATION VALUES** 

DRIVE	DOR VALUE
0	1CH
1	2DH

### TAPE DRIVE REGISTER (TDR)

### Address 3F3 READ/WRITE

**TABLE 7 - TAPE SELECT BITS** 

TAPE SEL1 (TDR.1)	TAPE SEL0 (TDR.0)	DRIVE SELECTED
0	0	None
0	1	1
1	0	2
1	1	3

The Tape Drive Register (TDR) is included for 82077 software compatibility and allows the user to assign tape support to a particular drive during initialization. Any future references to that drive automatically invokes tape support. The TDR Tape Select bits TDR.[1:0] determine the tape drive number.

TABLE 7 illustrates the Tape Select Bit encoding. Note that drive 0 is the boot device and cannot be assigned tape support. The remaining Tape Drive Register bits TDR.[7:2] are tristated when read. The TDR is unaffected by a software reset.

TABLE 8 - INTERNAL 2 DRIVE DECODE - NORMAL

	DIGITAI	L OUTF	UT RE	GISTER	2	_	CT OUTPUTS E LOW)	MOTOR ON OUTPUTS (ACTIVE LOW)		
Bit 7	Bit 6	Bit 5	Bit 4	Bit1	Bit 0	nDS1	nDS0	nMTR1	nMTR0	
Χ	Χ	Χ	1	0	0	1	0	nBIT 5	nBIT 4	
Χ	Χ	1	Χ	0	1	0	1	nBIT 5	nBIT 4	
Х	1	Χ	X	1	0	1	1	nBIT 5	nBIT 4	
1	Х	X	X	1	1	1	1	nBIT 5	nBIT 4	
0	0	0	0	Χ	Χ	1	1	nBIT 5	nBIT 4	

TABLE 9 - INTERNAL 2 DRIVE DECODE - DRIVES 0 AND 1 SWAPPED

ı	DIGITA	L OUTP	UT RE	GISTEF	2	DRIVE S OUTPUTS (A		MOTOR ON OUTPUTS (ACTIVE LOW)		
Bit 7	Bit 6	Bit 5	Bit 4	Bit1	Bit 0	nDS1	nDS0	nMTR1	nMTR0	
X	Х	X	1	0	0	0	1	nBIT 4	nBIT 5	
Х	Х	1	Χ	0	1	1	0	nBIT 4	nBIT 5	
X	1	Х	Х	1	0	1	1	nBIT 4	nBIT 5	
1	Χ	Χ	Χ	1	1	1	1	nBIT 4	nBIT 5	
0	0	0	0	X	X	1	1	nBIT 4	nBIT 5	

### **Normal Floppy Mode**

Normal mode. Register 3F3 contains only bits 0 and 1. When this register is read, bits 2 - 7 are a high impedance.

		DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
REG 3	F3 Tri	-state	Tri-state	Tri-state	Tri-state	Tri-state	Tri-state	tape sel1	tape sel0

### **Enhanced Floppy Mode 2 (OS2)**

Register 3F3 for Enhanced Floppy Mode 2 operation.

•	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
REG 3F3	Reserved	Reserved	Drive T	ype ID	Floppy B	oot Drive	tape sel1	tape sel0

TABLE 10 - DRIVE TYPE ID

DIGITAL OUTP	UT REGISTER	REGISTER 3F3 - DRIVE TYPE ID			
Bit 1	Bit 1 Bit 0		Bit 4		
0 0		L0-CRF2 - B1	L0-CRF2 - B0		
0	1	L0-CRF2 - B3	L0-CRF2 - B2		
1	0	L0-CRF2 - B5	L0-CRF2 - B4		
1 1		L0-CRF2 - B7	L0-CRF2 - B6		

Note:L0-CRF2-Bx = Logical Device 0, Configuration Register F2, Bit x.

### DATA RATE SELECT REGISTER (DSR)

#### Address 3F4 WRITE ONLY

This register is write only. It is used to program the data rate, amount of write precompensation, power down status, and software reset. The data rate is programmed using the Configuration Control Register (CCR) not the DSR, for PC/AT

and PS/2 Model 30 and Microchannel applications. Other applications can set the data rate in the DSR. The data rate of the floppy controller is the most recent write of either the DSR or CCR. The DSR is unaffected by a software reset. A hardware reset will set the DSR to 02H, which corresponds to the default precompensation setting and 250 Kbps.

	7	6	5	4	3	2	1	0
	S/W	POWER	0	PRE-	PRE-	PRE-	DRATE	DRATE
	RESET	DOWN		COMP2	COMP1	COMP0	SEL1	SEL0
RESET COND.	0	0	0	0	0	0	1	0

### BIT 0 and 1 DATA RATE SELECT

These bits control the data rate of the floppy controller. See Table 11 for the settings corresponding to the individual data rates. The data rate select bits are unaffected by a software reset, and are set to 250 Kbps after a hardware reset.

## BIT 2 through 4 PRECOMPENSATION SELECT

These three bits select the value of write precompensation that will be applied to the WDATA output signal. Table 10 shows the precompensation values for the combination of these bits settings. Track 0 is the default starting track number to start precompensation. this starting track number can be changed by the configure command.

### **BIT 5 UNDEFINED**

Should be written as a logic "0".

### **BIT 6 LOW POWER**

A logic "1" written to this bit will put the floppy controller into manual low power mode. The floppy controller clock and data mode after a software reset or access to the Data Register or Main Status Register.

#### **BIT 7 SOFTWARE RESET**

This active high bit has the same function as the DOR RESET (DOR bit 2) except that this bit is self clearing.

Note: The DSR is Shadowed in the Floppy Data Rate Select Shadow Register, LD8:CRC2[7:0]. separator circuits will be turned off. The controller will come out of manual low power.

**TABLE 11 - PRECOMPENSATION DELAYS** 

	(200 iiii 2110/1111	0.17 2 2 27 1.10	
PRECOMP	PRECOMPE		
432	DELAY (	nsec)	
	<2Mbps	2Mbps	
111	0.00	0	
001	41.67	20.8	
010	83.34	41.7	
011	125.00	62.5	
100	166.67	83.3	
101	208.33	104.2	
110	250.00	125	
000	Default	Default	

Default: See Table 11

**TABLE 12 - DATA RATES** 

DRIVE	RATE	DATA	RATE	DATA	RATE	DENSEL	DRATE(1)	
DRT1	DRT0	SEL1	SEL0	MFM	FM		1	0
0	0	1	1	1Meg		1	1	1
0	0	0	0	500	250	1	0	0
0	0	0	1	300	150	0	0	1
0	0	1	0	250	125	0	1	0
0	1	1	1	1Meg		1	1	1
0	1	0	0	500	250	1	0	0
0	1	0	1	500	250	0	0	1
0	1	1	0	250	125	0	1	0
1	0	1	1	1Meg		1	1	1
1	0	0	0	500	250	1	0	0
1	0	0	1	2Meg		0	0	1
1	0	1	0	250	125	0	1	0

Drive Rate Table (Recommended)00 = 360K, 1.2M, 720K, 1.44M and 2.88M Vertical Format 01 = 3-Mode Drive 10 = 2 Meg Tape

Note 1:The DRATE and DENSEL values are mapped onto the DRVDEN pins.

**TABLE 13 - DRVDEN MAPPING** 

DT1	DT0	DRVDEN1 (1)	DRVDEN0 (1)	DRIVE TYPE
0	0	DRATE0	DENSEL	4/2/1 MB 3.5"
				2/1 MB 5.25" FDDS
				2/1.6/1 MB 3.5" (3-MODE)
1	0	DRATE0	DRATE1	
0	1	DRATE0	nDENSEL	PS/2
1	1	DRATE1	DRATE0	

**TABLE 14 - DEFAULT PRECOMPENSATION DELAYS** 

DATA RATE	PRECOMPENSATION DELAYS
2 Mbps	20.8 ns
1 Mbps	41.67 ns
500 Kbps	125 ns
300 Kbps	125 ns
250 Kbps	125 ns

#### MAIN STATUS REGISTER

#### Address 3F4 READ ONLY

The Main Status Register is a read-only register and indicates the status of the disk controller. The Main Status Register can be read at any time.

The MSR indicates when the disk controller is ready to receive data via the Data Register. It should be read before each byte transferring to or from the data register except in DMA mode. No delay is required when reading the MSR after a data

ĺ	7	6	5	4	3	2	1	0
			NON	CMD			DRV1	DRV0
	RQM	DIO	DMA	BUSY	Reserved	Reserved	BUSY	BUSY

#### BIT 0 - 1 DRV x BUSY

These bits are set to 1s when a drive is in the seek portion of a command, including implied and overlapped seeks and recalibrates.

### **BIT 4 COMMAND BUSY**

This bit is set to a 1 when a command is in progress. This bit will go active after the command byte has been accepted and goes inactive at the end of the results phase. If there is no result phase (Seek, Recalibrate commands), this bit is returned to a 0 after the last command byte.

#### BIT 5 NON-DMA

This mode is selected in the SPECIFY command and will be set to a 1 during the execution phase of a command. This is for polled data transfers and helps differentiate between the data transfer phase and the reading of result bytes.

#### BIT 6 DIO

Indicates the direction of a data transfer once a RQM is set. A 1 indicates a read and a 0 indicates a write is required.

### BIT 7 RQM

Indicates that the host can transfer data if set to a 1. No access is permitted if set to a 0.

### **DATA REGISTER (FIFO)**

### Address 3F5 READ/WRITE

All command parameter information, disk data and result status are transferred between the host processor and the floppy disk controller through the Data Register.

Data transfers are governed by the RQM and DIO bits in the Main Status Register.

The Data Register defaults to FIFO disabled mode after any form of reset. This maintains PC/AT hardware compatibility. The default values can be changed through the Configure command (enable full FIFO operation with threshold control). The advantage of the FIFO is that it allows the system a larger DMA latency without causing a disk error. Table 14 gives several examples of the delays with a FIFO. The data is based upon the following formula:

Threshold # x 
$$\left| \begin{array}{c} 1 \\ \overline{\text{DATA RATE}} \end{array} \right|$$
 x 8  $\left| \begin{array}{c} -1.5 \\ \end{array} \right|$  s = DELAY

At the start of a command, the FIFO action is always disabled and command parameters must be sent based upon the RQM and DIO bit settings. As the command execution phase is entered, the FIFO is cleared of any data to ensure that invalid data is not transferred.

An overrun or underrun will terminate the current command and the transfer of data. Disk writes will complete the current sector by generating a 00 pattern and valid CRC. Reads require the host to remove the remaining data so that the result phase may be entered.

**TABLE 15 - FIFO SERVICE DELAY** 

FIFO THRESHOLD EXAMPLES	MAXIMUM DELAY TO SERVICING AT 2 Mbps DATA RATE
1 byte	1 x 4 μs - 1.5 μs = 2.5 μs
2 bytes	2 x 4 μs - 1.5 μs = 6.5 μs
8 bytes	8 x 4 μs - 1.5 μs = 30.5 μs
15 bytes	15 x 4 μs - 1.5 μs = 58.5 μs

FIFO THRESHOLD EXAMPLES	MAXIMUM DELAY TO SERVICING AT 1 Mbps DATA RATE
1 byte	1 x 8 μs - 1.5 μs = 6.5 μs
2 bytes	2 x 8 μs - 1.5 μs = 14.5 μs
8 bytes	8 x 8 μs - 1.5 μs = 62.5 μs
15 bytes	15 x 8 us - 1 5 us = 118 5 us

FIFO THRESHOLD EXAMPLES	MAXIMUM DELAY TO SERVICING AT 500 Kbps DATA RATE
1 byte	1 x 16 μs - 1.5 μs = 14.5 μs
2 bytes	2 x 16 μs - 1.5 μs = 30.5 μs
8 bytes	8 x 16 μs - 1.5 μs = 126.5 μs
15 bytes	15 x 16 μs - 1.5 μs = 238.5 μs

### **DIGITAL INPUT REGISTER (DIR)**

### Address 3F7 READ ONLY

This register is read-only in all modes.

### PC-AT Mode

	7	6	5	4	3	2	1	0
	DSK CHG							
RESET COND.	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A

### **BIT 0 - 6 UNDEFINED**

The data bus outputs D0 - 6 will remain in a high impedance state during a read of this register.

### **BIT 7 DSKCHG**

This bit monitors the pin of the same name and reflects the opposite value seen on the disk cable or the value programmed in the Force Disk Change Register (see Configuration Register LD8:CRC1[1:0]).

### PS/2 Mode

	7	6	5	4	3	2	1	0
	DSK	1	1	1	1	DRATE	DRATE	nHIGH
	CHG					SEL1	SEL0	nDENS
RESET COND.	N/A	N/A	N/A	N/A	N/A	N/A	N/A	1

### BIT 0 nHIGH DENS

This bit is low whenever the 500 Kbps or 1 Mbps data rates are selected, and high when 250 Kbps and 300 Kbps are selected.

### BITS 1 - 2 DATA RATE SELECT

These bits control the data rate of the floppy controller. See Table 11 for the settings corresponding to the individual data rates. The data rate select bits are unaffected by a software reset, and are set to 250 Kbps after a hardware reset.

### BITS 3 - 6 UNDEFINED

Always read as a logic "1"

### **BIT 7 DSKCHG**

This bit monitors the pin of the same name and reflects the opposite value seen on the disk cable or the value programmed in the Force Disk Change Register (see Configuration Register LD8:CRC1[1:0]).

### Model 30 Mode

	7	6	5	4	3	2	1	0
	DSK	0	0	0	DMAEN	NOPREC	DRATE	DRATE
	CHG						SEL1	SEL0
RESET COND.	N/A	0	0	0	0	0	1	0

### BITS 0 - 1 DATA RATE SELECT

These bits control the data rate of the floppy controller. See Table 11 for the settings corresponding to the individual data rates. The data rate select bits are unaffected by a software reset, and are set to 250 Kbps after a hardware reset.

### **BIT 2 NOPREC**

This bit reflects the value of NOPREC bit set in the CCR register.

### BIT 3 DMAEN

This bit reflects the value of DMAEN bit set in the DOR register bit 3.

### BITS 4 - 6 UNDEFINED

Always read as a logic "0"

### BIT 7 DSKCHG

This bit monitors the pin of the same name and reflects the opposite value seen on the disk cable or the value programmed in the Force Disk Change Register (see Configuration Register LD8:CRC1[1:0]).

### **CONFIGURATION CONTROL REGISTER (CCR)**

### Address 3F7 WRITE ONLY

### PC/AT and PS/2 Modes

	7	6	5	4	3	2	1	0
							DRATE SEL1	DRATE SEL0
RESET COND.	N/A	N/A	N/A	N/A	N/A	N/A	1	0

### BIT 0 and 1 DATA RATE SELECT 0 and 1

These bits determine the data rate of the floppy controller. See Table 11 for the appropriate values.

### BIT 2 - 7 RESERVED

Should be set to a logical "0"

#### PS/2 Model 30 Mode

	7	6	5	4	3	2	1	0
						NOPREC	DRATE	DRATE
							SEL1	SEL0
SET ND.	N/A	N/A	N/A	N/A	N/A	N/A	1	0

### BIT 0 and 1 DATA RATE SELECT 0 and 1

These bits determine the data rate of the floppy controller. See Table 11 for the appropriate values.

### **BIT 2 NO PRECOMPENSATION**

This bit can be set by software, but it has no functionality. It can be read by bit 2 of the DSR when in Model 30 register mode. Unaffected by software reset.

### BIT 3 - 7 RESERVED

Should be set to a logical "0"

Table 12 shows the state of the DENSEL pin. The DENSEL pin is set high after a hardware reset and is unaffected by the DOR and the DSR resets.

### STATUS REGISTER ENCODING

During the Result Phase of certain commands, the Data Register contains data bytes that give the status of the command just executed.

**TABLE 16 - STATUS REGISTER 0** 

	1		OTATOO REGIOTER O
BIT NO.	SYMBOL	NAME	DESCRIPTION
7,6	IC	Interrupt Code	00 - Normal termination of command. The specified command was properly executed and completed without error.
			01 - Abnormal termination of command. Command execution was started, but was not successfully completed.
			<ul><li>10 - Invalid command. The requested command could not be executed.</li><li>11 - Abnormal termination caused by Polling.</li></ul>
5	SE	Seek End	The FDC completed a Seek, Relative Seek or Recalibrate command (used during a Sense Interrupt Command).
4	EC	Equipment Check	The TRK0 pin failed to become a "1" after:  1. 80 step pulses in the Recalibrate command.  2. The Relative Seek command caused the FDC to step outward beyond Track 0.
3			Unused. This bit is always "0".
2	Н	Head Address	The current head address.
1,0	DS1,0	Drive Select	The current selected drive.

**TABLE 17 - STATUS REGISTER 1** 

DIT NO	DIT NO. OVADOL NAME DECORPTION					
BIT NO.	SYMBOL	NAME	DESCRIPTION			
7	EN	End of Cylinder	The FDC tried to access a sector beyond the final sector of the track (255D). Will be set if TC is not issued after			
			Read or Write Data command.			
6			Unused. This bit is always "0".			
5	DE	Data Error	The FDC detected a CRC error in either the ID field or the data field of a sector.			
4	OR	Overrun/ Underrun	Becomes set if the FDC does not receive CPU or DMA service within the required time interval, resulting in data overrun or underrun.			
3			Unused. This bit is always "0".			
2	ND	No Data	Any one of the following:  1. Read Data, Read Deleted Data command - the FDC did not find the specified sector.  2. Read ID command - the FDC cannot read the ID field without an error.  3. Read A Track command - the FDC cannot find the proper sector sequence.			
1	NW	Not Writeable	WP pin became a "1" while the FDC is executing a Write Data, Write Deleted Data, or Format A Track command.			
0	MA	Missing Address Mark	Any one of the following:  1. The FDC did not detect an ID address mark at the specified track after encountering the index pulse from the IDX pin twice.  2. The FDC cannot detect a data address mark or a deleted data address mark on the specified track.			

**TABLE 18 - STATUS REGISTER 2** 

-	TABLE 10 - STATUS REGISTER 2						
BIT NO.	SYMBOL	NAME	DESCRIPTION				
7			Unused. This bit is always "0".				
6	СМ	Control Mark	Any one of the following:  1. Read Data command - the FDC encountered a deleted data address mark.  2. Read Deleted Data command - the FDC encountered a data address mark.				
5	DD	Data Error in Data Field	The FDC detected a CRC error in the data field.				
4	WC	Wrong Cylinder	The track address from the sector ID field is different from the track address maintained inside the FDC.				
3			Unused. This bit is always "0".				
2			Unused. This bit is always "0".				
1	BC	Bad Cylinder	The track address from the sector ID field is different from the track address maintained inside the FDC and is equal to FF hex, which indicates a bad track with a hard error according to the IBM soft-sectored format.				
0	MD	Missing Data Address Mark	The FDC cannot detect a data address mark or a deleted data address mark.				

### **TABLE 19 - STATUS REGISTER 3**

17.522 10 017.100 K20.012.K0					
BIT NO.	SYMBOL	NAME	DESCRIPTION		
7			Unused. This bit is always "0".		
6	WP	Write	Indicates the status of the WP pin.		
		Protected			
5			Unused. This bit is always "1".		
4	T0	Track 0	Indicates the status of the TRK0 pin.		
3			Unused. This bit is always "1".		
2	HD	Head Address	Indicates the status of the HDSEL pin.		
1,0	DS1,0	Drive Select	Indicates the status of the DS1, DS0 pins.		

#### RESET

There are three sources of system reset on the FDC: the RESET pin of the FDC, a reset generated via a bit in the DOR, and a reset generated via a bit in the DSR. At power on, a Power On Reset initializes the FDC. All resets take the FDC out of the power down state.

All operations are terminated upon a RESET, and the FDC enters an idle state. A reset while a disk write is in progress will corrupt the data and CRC.

On exiting the reset state, various internal registers are cleared, including the Configure command information, and the FDC waits for a new command. Drive polling will start unless disabled by a new Configure command.

### **RESET Pin (Hardware Reset)**

The RESET pin is a global reset and clears all registers except those programmed by the Specify command. The DOR reset bit is enabled and must be cleared by the host to exit the reset state.

### DOR Reset vs. DSR Reset (Software Reset)

These two resets are functionally the same. Both will reset the FDC core, which affects drive status information and the FIFO circuits. The DSR reset clears itself automatically while the DOR reset requires the host to manually clear it. DOR reset has precedence over the DSR reset. The DOR reset is set automatically upon a pin reset. The user must manually clear this reset bit in the DOR to exit the reset state.

### MODES OF OPERATION

The FDC has three modes of operation, PC/AT mode, PS/2 mode and Model 30 mode. These are determined by the state of the IDENT and MFM bits 3 and 2 respectively of LD8CRF0.

PC/AT mode - (IDENT high, MFM a "don't care")

The PC/AT register set is enabled, the DMA enable bit of the DOR becomes valid (FINTR and

DRQ can be hi Z), and TC and DENSEL become active high signals.

### PS/2 mode - (IDENT low, MFM high)

This mode supports the PS/2 models 50/60/80 configuration and register set. The DMA bit of the DOR becomes a "don't care", (FINTR and DRQ are always valid), TC and DENSEL become active low.

#### Model 30 mode - (IDENT low, MFM low)

This mode supports PS/2 Model 30 configuration and register set. The DMA enable bit of the DOR becomes valid (FINTR and DRQ can be hi Z), TC is active high and DENSEL is active low.

### **DMA TRANSFERS**

DMA transfers are enabled with the Specify command and are initiated by the FDC by activating the FDRQ pin during a data transfer command. The FIFO is enabled directly by asserting nDACK and addresses need not be valid.

Note that if the DMA controller (i.e. 8237A) is programmed to function in verify mode, a pseudo read is performed by the FDC based only on nDACK. This mode is only available when the FDC has been configured into byte mode (FIFO disabled) and is programmed to do a read. With the FIFO enabled, the FDC can perform the above operation by using the new Verify command; no DMA operation is needed.

Two DMA transfer modes are supported for the FDC: Single Transfer and Burst Transfer. In the case of the single transfer, the DMA Req goes active at the start of the DMA cycle, and the DMA Req is deasserted after the nDACK. In the case of the burst transfer, the Req is held active until the last transfer (independent of nDACK). See timing diagrams for more information.

Burst mode is enabled via Bit[1] of CRF0 in Logical Device 0. Setting Bit[1]=0 enables burst mode; the default is Bit[1]=1, for non-burst mode.

### **CONTROLLER PHASES**

For simplicity, command handling in the FDC can be divided into three phases: Command, Execution, and Result. Each phase is described in the following sections.

### **Command Phase**

After a reset, the FDC enters the command phase and is ready to accept a command from the host. For each of the commands, a defined set of command code bytes and parameter bytes has to be written to the FDC before the command phase is complete. (Please refer to TABLE 20 for the command set descriptions). These bytes of data must be transferred in the order prescribed.

Before writing to the FDC, the host must examine the RQM and DIO bits of the Main Status Register. RQM and DIO must be equal to "1" and "0" respectively before command bytes may be written. RQM is set false by the FDC after each write cycle until the received byte is processed. The FDC asserts RQM again to request each parameter byte of the command unless an illegal command condition is detected. After the last parameter byte is received, RQM remains "0" and the FDC automatically enters the next phase as defined by the command definition.

The FIFO is disabled during the command phase to provide for the proper handling of the "Invalid Command" condition.

#### **Execution Phase**

All data transfers to or from the FDC occur during the execution phase, which can proceed in DMA or non-DMA mode as indicated in the Specify command.

After a reset, the FIFO is disabled. Each data byte is transferred by an FINT or FDRQ depending on the DMA mode. The Configure command can enable the FIFO and set the FIFO threshold value.

The following paragraphs detail the operation of the FIFO flow control. In these descriptions, <threshold> is defined as the number of bytes available to the FDC when service is requested from the host and ranges from 1 to 16. The parameter FIFOTHR, which the user programs, is one less and ranges from 0 to 15.

A low threshold value (i.e. 2) results in longer periods of time between service requests, but requires faster servicing of the request for both read and write cases. The host reads (writes) from (to) the FIFO until empty (full), then the transfer request goes inactive. The host must be very responsive to the service request. This is the desired case for use with a "fast" system.

A high value of threshold (i.e. 12) is used with a "sluggish" system by affording a long latency period after a service request, but results in more frequent service requests.

Non-DMA Mode - Transfers from the FIFO to the Host

The FINT pin and RQM bits in the Main Status Register are activated when the FIFO contains (16-<threshold>) bytes or the last bytes of a full sector have been placed in the FIFO. The FINT pin can be used for interrupt-driven systems, and RQM can be used for polled systems. The host must respond to the request by reading data from the FIFO. This process is repeated until the last byte is transferred out of the FIFO. The FDC will deactivate the FINT pin and RQM bit when the FIFO becomes empty.

Non-DMA Mode - Transfers from the Host to the FIFO

The FINT pin and RQM bit in the Main Status Register are activated upon entering the execution phase of data transfer commands. The host must respond to the request by writing data into the FIFO. The FINT pin and RQM bit remain true until the FIFO becomes full. They are set true again when the FIFO has threshold> bytes remaining in the FIFO. The FINT pin will also be deactivated if TC and nDACK both go inactive. The FDC enters the result phase after the last byte is taken by the FDC from the FIFO (i.e. FIFO empty condition).

DMA Mode - Transfers from the FIFO to the Host

The FDC activates the DDRQ pin when the FIFO contains (16 - ethreshold>) bytes, or the last byte of a full sector transfer has been placed in the FIFO. The DMA controller must respond to the request by reading data from the FIFO. The FDC will deactivate the DDRQ pin when the FIFO becomes empty. FDRQ goes inactive after nDACK goes active for the last byte of a data transfer (or on the active edge of nIOR, on the last byte, if no edge is present on nDACK). A data underrun may occur if FDRQ is not removed in time to prevent an unwanted cycle.

DMA Mode - Transfers from the Host to the FIFO.

The FDC activates the FDRQ pin when entering the execution phase of the data transfer commands. The DMA controller must respond by activating the nDACK and nIOW pins and placing data in the FIFO. FDRQ remains active until the FIFO becomes full. FDRQ is again set true when the FIFO has <threshold> bytes remaining in the FIFO. The FDC will also deactivate the FDRQ pin when TC becomes true (qualified by nDACK), indicating that no more data is required. FDRQ goes inactive after nDACK goes active for the last byte of a data transfer (or on the active edge of nIOW of the last byte, if no edge is present on nDACK). A data overrun may occur if FDRQ is not removed in time to prevent an unwanted cycle.

#### **Data Transfer Termination**

The FDC supports terminal count explicitly through the TC pin and implicitly through the underrun/overrun and end-of-track (EOT) functions. For full sector transfers, the EOT parameter can define the last sector to be transferred in a single or multi-sector transfer.

If the last sector to be transferred is a partial sector, the host can stop transferring the data in mid-sector, and the FDC will continue to complete the sector as if a hardware TC was

received. The only difference between these implicit functions and TC is that they return "abnormal termination" result status. Such status indications can be ignored if they were expected.

Note that when the host is sending data to the FIFO of the FDC, the internal sector count will be complete when the FDC reads the last byte from its side of the FIFO. There may be a delay in the removal of the transfer request signal of up to the time taken for the FDC to read the last 16 bytes from the FIFO. The host must tolerate this delay.

## **Result Phase**

The generation of FINT determines the beginning of the result phase. For each of the commands, a defined set of result bytes has to be read from the FDC before the result phase is complete. These bytes of data must be read out for another command to start.

RQM and DIO must both equal "1" before the result bytes may be read. After all the result bytes have been read, the RQM and DIO bits switch to "1" and "0" respectively, and the CB bit is cleared, indicating that the FDC is ready to accept the next command.

# **COMMAND SET/DESCRIPTIONS**

Commands can be written whenever the FDC is in the command phase. Each command has a unique set of needed parameters and status results. The FDC checks to see that the first byte is a valid command and, if valid, proceeds with the command. If it is invalid, an interrupt is issued. The user sends a Sense Interrupt Status command which returns an invalid command error. Refer to TABLE 20 for explanations of the various symbols used. TABLE 21 lists the required parameters and the results associated with each command that the FDC is capable of performing.

**TABLE 20 - DESCRIPTION OF COMMAND SYMBOLS** 

SYMBOL	NAME	DESCRIPTION OF COMMAND SYMBOLS  DESCRIPTION
С	Cylinder Address	The currently selected address; 0 to 255.
D	Data Pattern	The pattern to be written in each sector data field during formatting.
D0, D1	Drive Select 0-1	Designates which drives are perpendicular drives on the Perpendicular Mode Command. A "1" indicates a perpendicular drive.
DIR	Direction Control	If this bit is 0, then the head will step out from the spindle during a relative seek. If set to a 1, the head will step in toward the spindle.
DS0, DS1	Disk Drive Select	DS1 DS0         Drive Selected           0         0         Drive 0           0         1         Drive 1
DTL	Special Sector Size	By setting N to zero (00), DTL may be used to control the number of bytes transferred in disk read/write commands. The sector size (N = 0) is set to 128. If the actual sector (on the diskette) is larger than DTL, the remainder of the actual sector is read but is not passed to the host during read commands; during write commands, the remainder of the actual sector is written with all zero bytes. The CRC check code is calculated with the actual sector. When N is not zero, DTL has no meaning and should be set to FF HEX.
EC	Enable Count	When this bit is "1" the "DTL" parameter of the Verify command becomes SC (number of sectors per track).
EFIFO	Enable FIFO	This active low bit when a 0, enables the FIFO. A "1" disables the FIFO (default).
EIS	Enable Implied Seek	When set, a seek operation will be performed before executing any read or write command that requires the C parameter in the command phase. A "0" disables the implied seek.
EOT	End of Track	The final sector number of the current track.
GAP		Alters Gap 2 length when using Perpendicular Mode.
GPL	Gap Length	The Gap 3 size. (Gap 3 is the space between sectors excluding the VCO synchronization field).
H/HDS	Head Address	Selected head: 0 or 1 (disk side 0 or 1) as encoded in the sector ID field.
HLT	Head Load Time	The time interval that FDC waits after loading the head and before initializing a read or write operation. Refer to the Specify command for actual delays.
HUT	Head Unload Time	The time interval from the end of the execution phase (of a read or write command) until the head is unloaded. Refer to the Specify command for actual delays.

SYMBOL	NAME	DESCRIPTION
LOCK		Lock defines whether EFIFO, FIFOTHR, and PRETRK parameters of the CONFIGURE COMMAND can be reset to their default values by a "software Reset". (A reset caused by writing to the appropriate bits of either the DSR or DOR)
MFM	MFM/FM Mode Selector	A one selects the double density (MFM) mode. A zero selects single density (FM) mode.
MT	Multi-Track Selector	When set, this flag selects the multi-track operating mode. In this mode, the FDC treats a complete cylinder under head 0 and 1 as a single track. The FDC operates as this expanded track started at the first sector under head 0 and ended at the last sector under head 1. With this flag set, a multitrack read or write operation will automatically continue to the first sector under head 1 when the FDC finishes operating on the last sector under head 0.
N	Sector Size Code	This specifies the number of bytes in a sector. If this parameter is "00", then the sector size is 128 bytes. The number of bytes transferred is determined by the DTL parameter. Otherwise the sector size is (2 raised to the "N'th" power) times 128. All values up to "07" hex are allowable. "07"h would equal a sector size of 16k. It is the user's responsibility to not select combinations that are not possible with the drive.
		N Sector Size 0 128 Bytes 1 256 Bytes 2 512 Bytes 3 1024 Bytes
NCN	New Cylinder Number	The desired cylinder number.
ND	Non-DMA Mode Flag	When set to 1, indicates that the FDC is to operate in the non-DMA mode. In this mode, the host is interrupted for each data transfer. When set to 0, the FDC operates in DMA mode, interfacing to a DMA controller by means of the DRQ and nDACK signals.
OW	Overwrite	The bits D0-D3 of the Perpendicular Mode Command can only be modified if OW is set to 1. OW id defined in the Lock command.
PCN	Present Cylinder Number	The current position of the head at the completion of Sense Interrupt Status command.
POLL	Polling Disable	When set, the internal polling routine is disabled. When clear, polling is enabled.
PRETRK	Precompensation Start Track Number	Programmable from track 00 to FFH.
R	Sector Address	The sector number to be read or written. In multi-sector transfers, this parameter specifies the sector number of the first sector to be read or written.
RCN	Relative Cylinder Number	Relative cylinder offset from present cylinder as used by the Relative Seek command.

SYMBOL	NAME	DESCRIPTION
SC	Number of Sectors	The number of sectors per track to be initialized by the Format
	Per Track	command. The number of sectors per track to be verified during a
		Verify command when EC is set.
SK	Skip Flag	When set to 1, sectors containing a deleted data address mark will
		automatically be skipped during the execution of Read Data. If Read
		Deleted is executed, only sectors with a deleted address mark will be
		accessed. When set to "0", the sector is read or written the same as
		the read and write commands.
SRT	Step Rate Interval	The time interval between step pulses issued by the FDC.
		Programmable from 0.5 to 8 milliseconds in increments of 0.5 ms at
		the 1 Mbit data rate. Refer to the SPECIFY command for actual
		delays.
ST0	Status 0	Registers within the FDC which store status information after a
ST1	Status 1	command has been executed. This status information is available to
ST2	Status 2	the host during the result phase after command execution.
ST3	Status 3	
WGATE	Write Gate	Alters timing of WE to allow for pre-erase loads in perpendicular
		drives.

# **INSTRUCTION SET**

# **TABLE 21 - INSTRUCTION SET**

	READ DATA												
				[	DATA	BUS							
PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS			
Command	W	MT	MFM	SK	0	0	1	1	0	Command Codes			
	W	0	0	0	0	0	HDS	DS1	DS0				
	W				C					Sector ID information prior to Command execution.			
	W				H								
	W				R								
	W				N								
	W				EO								
	W				GP	'L							
	W				DT	L							
Execution										Data transfer between the FDD and system.			
Result	R				ST	0				Status information after Command execution.			
	R				ST	1							
	R				ST	2							
	R				C					Sector ID information after Command execution.			
	R				H		-						
	R				R								
	R				N								

				RE	AD DE	LETE	ED DA	TA		
				I	DATA	BUS				
PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
Command	W	MT	MFM	SK	0	1	1	0	0	Command Codes
	W	0	0	0	0	0	HDS	DS1	DS0	
	W				C					Sector ID information prior to Command execution.
	W				H					
	W				R					
	W				N					
	W				EO	T				
	W				GP	'L				
	W				DT	L				
Execution										Data transfer between the FDD and system.
Result	R				ST	0				Status information after Command execution.
	R				ST	1				
	R				ST	2				
	R				C		Sector ID information after Command execution.			
	R				Н			Command execution.		
	R				R					
	R				N					

	WRITE DATA												
					DATA	BUS							
PHASE	R/W	D7	D6	D5	D4	REMARKS							
Command	W	MT	MFM	0	0	0	1	0	1	Command Codes			
	W	0	0	-	0	0	HDS	DS1	DS0				
	W				C					Sector ID information prior to Command execution.			
	w				H					Command execution.			
	W				R								
	W				N								
	W				EO								
	W				GP								
	w				DT	_							
Execution					υ,	_				Data transfer between the FDD and system.			
Result	R				ST	0				Status information after Command execution.			
	R				ST	1							
	R				ST	2							
	R				C	Sector ID information after							
						Command execution.							
	R				H								
	R				R								
	R				N		-						

				WRI	TE DE	LETE	D DAT	A		
					DAT	A BU	S			
PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
Command	W	MT	MFM	0	0	1	0	0	1	Command Codes
	W	0	0	0			HDS	DS1	DS0	
	W						Sector ID information prior to Command execution.			
	W									
	W					• •				
	W					• •				
	W				E					
	W				(					
	W			•	[	JIL				
Execution										Data transfer between the FDD and system.
Result	R				(	ST0				Status information after Command execution.
	R				;	ST1				
	R				(	ST2				
	R						Sector ID information after Command execution.			
	R									
	R					• •				
	R					· N				

					READ	A TR	ACK			
PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
Command	W	0	MFM	0	0	0	0	1	0	Command Codes
	W	0	0	0	0	0	HDS	DS1	DS0	
	W					· C				Sector ID information prior to Command execution.
	W					. Н				
	W					R				
	W					· N				
	W				E					
	W			-	(	GPL				
	W					DTL				
Execution										Data transfer between the FDD and system. FDC reads all of cylinders' contents from index hole to EOT.
Result	R				;	ST0				Status information after Command execution.
	R				;	ST1				
	R				;	ST2				
	R					· C				Sector ID information after Command execution.
	R					. Н				
	R					R				
	R					· N				

	VERIFY												
					DAT	ΓA BU	S						
PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS			
Command	W	MT	MFM	SK	1	0	1	1	0	Command Codes			
	W	EC	0	0	0	0	HDS	DS1	DS0				
	W					- C				Sector ID information			
										prior to Command execution.			
	W					- H							
	W					- R							
	W					- N							
	W				[	EOT							
	W					GPL							
	W				D	TL/SC							
Execution										No data transfer takes place.			
Result	R			,	;	ST0				Status information after Command execution.			
	R					ST1				Communa execution.			
	R					ST2							
	R					- C				Sector ID information			
										after Command execution.			
	R					- H							
	R												
	R												
		•			VE	RSIO	N						
PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS			
Command	W	0	0	0	1	0	0	0	0	Command Code			
Result	R	1	0	0	1	0	0	0	0	Enhanced Controller			

				FC	ORMA	TAT	RACK			
					DAT	A BU	S			
PHASE	R/W	D7	D6	REMARKS						
Command	W	0	MFM	0	0	1	1	0	1	Command Codes
	W	0	0	0	0	0	HDS	DS1	DS0	
	W									Bytes/Sector
	W									Sectors/Cylinder
	W			-	(	GPL				Gap 3
	W					D				Filler Byte
Execution for Each Sector Repeat:	W					C				Input Sector Parameters
-	W					Н				
	W					R				
	W					N				
Result	R			-		ST0				FDC formats an entire cylinder Status information after
										Command execution
	R				(					
	R									
	R									
	R				Und					
	R				Und					
1	R				Und	define	d b			

	RECALIBRATE											
					DAT							
PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS		
Command	W	0	0	0	0	0	1	1	1	Command Codes		
	W	0	0	0	0	0	0	DS1	DS0			
Execution										Head retracted to Track 0		
										Interrupt.		

SENSE INTERRUPT STATUS											
					DATA	BUS					
PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS	
Command	W	0	0	0	0	1	0	0	0	Command Codes	
Result	R				S	T0	Status information at the end of each seek operation.				
	R				P(	CN				·	

	SPECIFY										
					DATA	BUS					
PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS	
Command	W	0	0	0	0	0	0	1	1	Command Codes	
	W		SF	RT			HI	JT	_		
	W		HLT ND					ND			

	SENSE DRIVE STATUS											
					DA							
PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS		
Command	W	0	0	0	0	0	1	0	0	Command Codes		
	W	0	0	0	0	0	HDS	DS1	DS0			
Result	R					Status information about FDD						

	SEEK												
					DA	TA BU	JS						
PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS			
Command	W	0	0	0	0	1	1	1	1	Command Codes			
	W	0	0	0	0	0	HDS	DS1	DS0				
	W					NCN -							
Execution										Head positioned over			
										proper cylinder on			
										diskette.			

	CONFIGURE											
					DATA	BUS						
PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS		
Command	W	0	0	0	1	0	0	1	1	Configure Information		
	W	0	0	0	0	0	0	0	0			
	W	0	EIS	<b>EFIFO</b>	POLL		FIFO	OTHR	-			
Execution	W		PRETRK									

	RELATIVE SEEK										
					DA						
PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS	
Command	W	1	DIR	0	0	1	1	1	1		
	W	0	0	0	0	0	HDS	DS1	DS0		
	W		RCN								

	DUMPREG											
			DATA BUS									
PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS		
Command	W	0	0	0	0	1	1	1	0	*Note: Registers placed in FIFO		
Execution												
Result	R				PCN-D	rive 0						
	R				PCN-D	rive 1						
	R				PCN-D	rive 2						
	R				PCN-D							
	R		S	SRT			-	HUT	-			
	R		HLT ND									
	R		SC/EOT									
	R	LOCK 0 D3 D2 D1 D0 GAP WGATE										
	R	0										
	R				PRE	TRK -						

	READ ID												
					DAT	A BU	S						
PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS			
Command	W	0	MFM 0	0	0 0	1 0	0 HDS	1 DS1	0 DS0	Commands			
Execution			·	-	The first correct ID information on the Cylinder is stored in Data Register								
Result	R			-			Status information after Command execution.						
										Disk status after the Command has completed			
	R R												
	R					_							
	R					• •							
	R					• •							
1	R					N							

PERPENDICULAR MODE												
	DATA BUS											
PHASE	R/W	D7	D6	REMARKS								
Command	W	0	0	0	0	Command Codes						
		OW 0 D3 D2 D1 D0 GAP WGATE										

INVALID CODES												
			DATA BUS									
PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS		
Command	W				nvalid	Code	Invalid Command Codes (NoOp - FDC goes into Stand- by State)					
Result	R		ST0							ST0 = 80H		

	LOCK											
					DATA BU	S						
PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS		
Command	W	LOCK	0	0	1	0	1	0	0	Command Codes		
Result	R	0	0	0	LOCK	0	0	0	0			

SC is returned if the last command that was issued was the Format command. EOT is returned if the last command was a Read or Write.

Note: These bits are used internally only. They are not reflected in the Drive Select pins. It is the user's responsibility to maintain correspondence between these bits and the Drive Select pins (DOR).

#### **DATA TRANSFER COMMANDS**

All of the Read Data, Write Data and Verify type commands use the same parameter bytes and return the same results information, the only difference being the coding of bits 0-4 in the first byte.

An implied seek will be executed if the feature was enabled by the Configure command. This seek is completely transparent to the user. The Drive Busy bit for the drive will go active in the Main Status Register during the seek portion of the command. If the seek portion fails, it is reflected in the results status normally returned for a Read/Write Data command. Status Register 0 (ST0) would contain the error code and C would contain the cylinder on which the seek failed.

#### Read Data

A set of nine (9) bytes is required to place the FDC in the Read Data Mode. After the Read Data command has been issued, the FDC loads the head (if it is in the unloaded state), waits the specified head settling time (defined in the Specify command), and begins reading ID Address Marks and ID fields. When the sector

address read off the diskette matches with the sector address specified in the command, the FDC reads the sector's data field and transfers the data to the FIFO.

After completion of the read operation from the current sector, the sector address is incremented by one and the data from the next logical sector is read and output via the FIFO. This continuous read function is called "Multi-Sector Read Operation". Upon receipt of TC, or an implied TC (FIFO overrun/underrun), the FDC stops sending data but will continue to read data from the current sector, check the CRC bytes, and at the end of the sector, terminate the Read Data Command.

N determines the number of bytes per sector (see Table 21 below). If N is set to zero, the sector size is set to 128. The DTL value determines the number of bytes to be transferred. If DTL is less than 128, the FDC transfers the specified number of bytes to the host. For reads, it continues to read the entire 128-byte sector and checks for CRC errors. For writes, it completes the 128-byte sector by filling in zeros. If N is not set to 00 Hex, DTL should be set to FF Hex and has no impact on the number of bytes transferred.

**TABLE 22 - SECTOR SIZES** 

N	SECTOR SIZE
00	128 bytes
01	256 bytes
02	512 bytes
03	1024 bytes
07	16 Kbytes

The amount of data which can be handled with a single command to the FDC depends upon MT (multi-track) and N (number of bytes/sector).

The Multi-Track function (MT) allows the FDC to read data from both sides of the diskette. For a particular cylinder, data will be transferred starting

at Sector 1, Side 0 and completing the last sector of the same track at Side 1.

If the host terminates a read or write operation in the FDC, the ID information in the result phase is dependent upon the state of the MT bit and EOT byte. Refer to Table 20.

At the completion of the Read Data command, the head is not unloaded until after the Head Unload Time Interval (specified in the Specify command)

has elapsed. If the host issues another command before the head unloads, then the head settling time may be saved between subsequent reads.

If the FDC detects a pulse on the nINDEX pin twice without finding the specified sector (meaning that the diskette's index hole passes through index detect logic in the drive twice), the FDC sets the IC code in Status Register 0 to "01" indicating abnormal termination, sets the ND bit in Status Register 1 to "1" indicating a sector not found, and terminates the Read Data Command.

After reading the ID and Data Fields in each sector, the FDC checks the CRC bytes. If a CRC error occurs in the ID or data field, the FDC sets the IC code in Status Register 0 to "01" indicating abnormal termination, sets the DE bit flag in Status Register 1 to "1", sets the DD bit in Status Register 2 to "1" if CRC is incorrect in the ID field, and terminates the Read Data Command. Table 21 describes the effect of the SK bit on the Read Data command execution and results. Except where noted in Table 21, the C or R value of the sector address is automatically incremented (see Table 23).

**TABLE 24 - EFFECTS OF MT AND N BITS** 

		IADEE 24 LITEOTO OF I	III AND II DIIIO
		MAXIMUM TRANSFER	FINAL SECTOR READ
MT	N	CAPACITY	FROM DISK
0	1	256 x 26 = 6,656	26 at side 0 or 1
1	1	256 x 52 = 13,312	26 at side 1
0	2	512 x 15 = 7,680	15 at side 0 or 1
1	2	512 x 30 = 15,360	15 at side 1
0	3	1024 x 8 = 8,192	8 at side 0 or 1
1	3	1024 x 16 = 16,384	16 at side 1

**TABLE 25 - SKIP BIT VS READ DATA COMMAND** 

SK BIT VALUE	DATA ADDRESS MARK TYPE ENCOUNTERED	RESULTS						
		SECTOR READ?	CM BIT OF ST2 SET?	DESCRIPTION OF RESULTS				
0	Normal Data	Yes	No	Normal termination.				
0	Deleted Data	Yes	Yes	Address not incremented. Next sector not searched for.				
1	Normal Data	Yes	No	Normal termination.				
1	Deleted Data	No	Yes	Normal termination. Sector not read ("skipped").				

## **Read Deleted Data**

This command is the same as the Read Data command, only it operates on sectors that contain a Deleted Data Address Mark at the beginning of a Data Field.

Table 22 describes the effect of the SK bit on the Read Deleted Data command execution and results.

Except where noted in Table 22, the C or R value of the sector address is automatically incremented (see Table 23).

TABLE 26 - SKIP BIT VS. READ DELETED DATA COMMAND

SK BIT VALUE	DATA ADDRESS MARK TYPE ENCOUNTERED	RESULTS							
		SECTOR READ?	CM BIT OF ST2 SET?	DESCRIPTION OF RESULTS					
0	Normal Data	Yes	Yes	Address not incremented. Next sector not searched for.					
0	Deleted Data	Yes	No	Normal termination.					
1	Normal Data	No	Yes	Normal termination. Sector not read ("skipped").					
1	Deleted Data	Yes	No	Normal termination.					

#### Read A Track

This command is similar to the Read Data command except that the entire data field is read continuously from each of the sectors of a track. Immediately after encountering a pulse on the nINDEX pin, the FDC starts to read all data fields on the track as continuous blocks of data without regard to logical sector numbers. If the FDC finds an error in the ID or DATA CRC check bytes, it continues to read data from the track and sets the appropriate error bits at the end of the command. The FDC compares the ID information read from each sector with the specified value in the command and sets the ND flag of Status Register

1 to a "1" if there is no comparison. Multi-track or skip operations are not allowed with this command. The MT and SK bits (bits D7 and D5 of the first command byte respectively) should always be set to "0".

This command terminates when the EOT specified number of sectors has not been read. If the FDC does not find an ID Address Mark on the diskette after the second occurrence of a pulse on the IDX pin, then it sets the IC code in Status Register 0 to "01" (abnormal termination), sets the MA bit in Status Register 1 to "1", and terminates the command.

**TABLE 27 - RESULT PHASE** 

		., (5 = 2 :	KEOOEI I III			
МТ	HEAD	FINAL SECTOR TRANSFERRED TO	ID INF	ORMATION A	AT RESULT	PHASE
		HOST	С	Н	R	N
0	0	Less than EOT	NC	NC	R + 1	NC
		Equal to EOT	C + 1	NC	01	NC
	1	Less than EOT	NC	NC	R + 1	NC
		Equal to EOT	C + 1	NC	01	NC
1	0	Less than EOT	NC	NC	R + 1	NC
		Equal to EOT	NC	LSB	01	NC
	1	Less than EOT	NC	NC	R + 1	NC
		Equal to EOT	C + 1	LSB	01	NC

NC: No Change, the same value as the one at the beginning of command execution.

LSB: Least Significant Bit, the LSB of H is complemented.

#### Write Data

After the Write Data command has been issued, the FDC loads the head (if it is in the unloaded state), waits the specified head load time if unloaded (defined in the Specify command), and begins reading ID fields. When the sector address read from the diskette matches the sector address specified in the command, the FDC reads the data from the host via the FIFO and writes it to the sector's data field.

After writing data into the current sector, the FDC computes the CRC value and writes it into the CRC field at the end of the sector transfer. The Sector Number stored in "R" is incremented by one, and the FDC continues writing to the next data field. The FDC continues this "Multi-Sector Write Operation". Upon receipt of a terminal count signal or if a FIFO over/under run occurs while a data field is being written, then the remainder of the data field is filled with zeros. The FDC reads the ID field of each sector and checks the CRC bytes. If it detects a CRC error in one of the ID fields, it sets the IC code in Status Register

0 to "01" (abnormal termination), sets the DE bit of Status Register 1 to "1", and terminates the Write Data command.

The Write Data command operates in much the same manner as the Read Data command. The following items are the same. Please refer to the Read Data Command for details:

- Transfer Capacity
- EN (End of Cylinder) bit
- ND (No Data) bit
- Head Load, Unload Time Interval
- ID information when the host terminates the command

 Definition of DTL when N = 0 and when N does not = 0

#### Write Deleted Data

This command is almost the same as the Write Data command except that a Deleted Data Address Mark is written at the beginning of the Data Field instead of the normal Data Address Mark. This command is typically used to mark a bad sector containing an error on the floppy disk.

## Verify

The Verify command is used to verify the data stored on a disk. This command acts exactly like a Read Data command except that no data is transferred to the host. Data is read from the disk and CRC is computed and checked against the previously-stored value.

Because data is not transferred to the host, TC (pin 89) cannot be used to terminate this command. By setting the EC bit to "1", an implicit TC will be issued to the FDC. This implicit TC will occur when the SC value has decremented to 0 (an SC value of 0 will verify 256 sectors). This command can also be terminated by setting the EC bit to "0" and the EOT value equal to the final sector to be checked. If EC is set to "0", DTL/SC should be programmed to 0FFH. Refer to Table 23 and Table 24 for information concerning the values of MT and EC versus SC and EOT value.

# Definitions:

- # Sectors Per Side = Number of formatted sectors per each side of the disk.
- # Sectors Remaining = Number of formatted sectors left which can be read, including side 1 of the disk if MT is set to "1".

**TABLE 28 - VERIFY COMMAND RESULT PHASE** 

MT	EC	SC/EOT VALUE	TERMINATION RESULT
0	0	SC = DTL	Success Termination
		EOT # Sectors Per Side	Result Phase Valid
0	0	SC = DTL	Unsuccessful Termination
		EOT > # Sectors Per Side	Result Phase Invalid
0	1	SC # Sectors Remaining AND	Successful Termination
		EOT # Sectors Per Side	Result Phase Valid
0	1	SC > # Sectors Remaining OR	Unsuccessful Termination
		EOT > # Sectors Per Side	Result Phase Invalid
1	0	SC = DTL	Successful Termination
		EOT # Sectors Per Side	Result Phase Valid
1	0	SC = DTL	Unsuccessful Termination
		EOT > # Sectors Per Side	Result Phase Invalid
1	1	SC # Sectors Remaining AND	Successful Termination
		EOT # Sectors Per Side	Result Phase Valid
1	1	SC > # Sectors Remaining OR	Unsuccessful Termination
		EOT > # Sectors Per Side	Result Phase Invalid

Note: If MT is set to "1" and the SC value is greater than the number of remaining formatted sectors on Side 0, verifying will continue on Side 1 of the disk.

#### **Format A Track**

The Format command allows an entire track to be formatted. After a pulse from the IDX pin is detected, the FDC starts writing data on the disk including gaps, address marks, ID fields, and data fields per the IBM System 34 or 3740 format (MFM or FM respectively). The particular values that will be written to the gap and data field are controlled by the values programmed into N, SC, GPL, and D which are specified by the host during the command phase. The data field of the sector is filled with the data byte specified by D. The ID field for each sector is supplied by the host; that is, four data bytes per sector are needed by the FDC for

C, H, R, and N (cylinder, head, sector number and sector size respectively).

After formatting each sector, the host must send new values for C, H, R and N to the FDC for the next sector on the track. The R value (sector number) is the only value that must be changed by the host after each sector is formatted. This allows the disk to be formatted with nonsequential sector addresses (interleaving). This incrementing and formatting continues for the whole track until the FDC encounters a pulse on the IDX pin again and it terminates the command.

Table 25 contains typical values for gap fields which are dependent upon the size of the sector and the number of sectors on each track. Actual values can vary due to drive electronics.

# **FORMAT FIELDS**

# SYSTEM 34 (DOUBLE DENSITY) FORMAT

GAP4a 80x 4E	SYNC 12x 00	IAM	GAP1 50x 4E	SYNC 12x 00	IDA	ΑM	CYL	НО	SEC	N O	CRC	GAP2 22x 4E	SYNC 12x 00	DATA AM	DATA	C R C	GAP3	GAP 4b
		3x FC C2			3x A1	FE								3x FE A1 F8				

# SYSTEM 3740 (SINGLE DENSITY) FORMAT

													DATA					1
GAP4a	SYNC	IAM	GAP1	SYNC	IDAM	С	Н	S	Ν	С	GAP2	SYNC	AM		С			
40x	6x		26x	6x		Υ	D	Е	0	R	11x	6x		DATA	R	GAP3	GAP 4b	
FF	00		FF	00		L		С		С	FF	00			С			
		FC			FE								FB or					
													F8					

# PERPENDICULAR FORMAT

														DATA				
GAP4a	SYNC	IAM	GAP1	SYNC	IDA	AΜ	С	Н	S	Ν	С	GAP2	SYNC	AM		С		
80x	12x		50x	12x			Υ	D	Е	0	R	41x	12x		DATA	R	GAP3	GAP 4b
4E	00		4E	00			L		С		С	4E	00			С		
		3x FC			Зх	FE								3x FE	3			
		C2			A1									A1 F8	3			

TABLE 29 - TYPICAL VALUES FOR FORMATTING

	FORMAT	SECTOR SIZE	N	SC	GPL1	GPL2
		128	00	12	07	09
		128	00	10	10	19
		512	02	80	18	30
	FM	1024	03	04	46	87
		2048	04	02	C8	FF
5.25"		4096	05	01	C8	FF
Drives						
		256	01	12	0A	0C
		256	01	10	20	32
		512*	02	09	2A	50
	MFM	1024	03	04	80	F0
		2048	04	02	C8	FF
		4096	05	01	C8	FF
		128	0	0F	07	1B
3.5"	FM	256	1	09	0F	2A
Drives		512	2	05	1B	3A
		256	1	0F	0E	36
	MFM	512**	2	09	1B	54
		1024	3	05	35	74

GPL1 = suggested GPL values in Read and Write commands to avoid splice point between data field and ID field of contiguous sections.
GPL2 = suggested GPL value in Format A Track command.
\*PC/AT values (typical)
\*\*PS/2 values (typical). Applies with 1.0 MB and 2.0 MB drives.
NOTE: All values except sector size are in hex.

#### **CONTROL COMMANDS**

Control commands differ from the other commands in that no data transfer takes place. Three commands generate an interrupt when complete: Read ID, Recalibrate, and Seek. The other control commands do not generate an interrupt.

#### Read ID

The Read ID command is used to find the present position of the recording heads. The FDC stores the values from the first ID field it is able to read into its registers. If the FDC does not find an ID address mark on the diskette after the second occurrence of a pulse on the nINDEX pin, it then sets the IC code in Status Register 0 to "01" (abnormal termination), sets the MA bit in Status Register 1 to "1", and terminates the command.

The following commands will generate an interrupt upon completion. They do not return any result bytes. It is highly recommended that control commands be followed by the Sense Interrupt Status command. Otherwise, valuable interrupt status information will be lost.

#### Recalibrate

This command causes the read/write head within the FDC to retract to the track 0 position. The FDC clears the contents of the PCN counter and checks the status of the nTR0 pin from the FDD. As long as the nTR0 pin is low, the DIR pin remains 0 and step pulses are issued. When the nTR0 pin goes high, the SE bit in Status Register 0 is set to "1" and the command is terminated. If the nTR0 pin is still low after 79 step pulses have been issued, the FDC sets the SE and the EC bits of Status Register 0 to "1" and terminates the command. Disks capable of handling more than 80 tracks per side may require more than one Recalibrate command to return the head back to physical Track 0.

The Recalibrate command does not have a result phase. The Sense Interrupt Status command must be issued after the Recalibrate command to effectively terminate it and to provide verification of

the head position (PCN). During the command phase of the recalibrate operation, the FDC is in the BUSY state, but during the execution phase it is in a NON-BUSY state. At this time, another Recalibrate command may be issued, and in this manner parallel Recalibrate operations may be done on up to four drives at once.

Upon power up, the software must issue a Recalibrate command to properly initialize all drives and the controller.

#### Seek

The read/write head within the drive is moved from track to track under the control of the Seek command. The FDC compares the PCN, which is the current head position, with the NCN and performs the following operation if there is a difference:

PCN < NCN: Direction signal to drive set to PCN > NCN: Direction signal to drive set to

"1" (step in) and is "0" (step out) and

The rate at which step pulses are issued is controlled by SRT (Stepping Rate Time) in the Specify command. After each step pulse is issued, NCN is compared against PCN, and when NCN = PCN the SE bit in Status Register 0 is set to "1" and the command is terminated. During the command phase of the seek or recalibrate operation, the FDC is in the BUSY state, but during the execution phase it is in the NON-BUSY state. At this time, another Seek or Recalibrate command may be issued, and in this manner, parallel seek operations may be done on up to four drives at once.

Note that if implied seek is not enabled, the read and write commands should be preceded by:

- 1) Seek command Step to the proper track
- Sense Interrupt Status command Terminate the Seek command
- 3) Read ID Verify head is on proper track
- 4) Issue Read/Write command.

The Seek command does not have a result phase. Therefore, it is highly recommended that the

Sense Interrupt Status command is issued after the Seek command to terminate it and to provide verification of the head position (PCN). The H bit (Head Address) in ST0 will always return to a "0". When exiting POWERDOWN mode, the FDC clears the PCN value and the status information to zero. Prior to issuing the POWERDOWN command, it is highly recommended that the user service all pending interrupts through the Sense Interrupt Status command.

#### Sense Interrupt Status

An interrupt signal on FINT pin is generated by the FDC for one of the following reasons:

- 1. Upon entering the Result Phase of:
  - a. Read Data command
  - b. Read A Track command
  - c. Read ID command
  - d. Read Deleted Data command
  - e. Write Data command
  - f. Format A Track command
  - g. Write Deleted Data command
  - h. Verify command
- End of Seek, Relative Seek, or Recalibrate command
- 3. FDC requires a data transfer during the execution phase in the non-DMA mode

The Sense Interrupt Status command resets the interrupt signal and, via the IC code and SE bit of Status Register 0, identifies the cause of the interrupt.

#### INTERRUPT IDENTIFICATION

SE	IC	INTERRUPT DUE TO
0	11	Polling
1	00	Normal termination of Seek or Recalibrate command Abnormal termination of
1	01	Seek or Recalibrate command

The Seek, Relative Seek, and Recalibrate commands have no result phase. The Sense Interrupt Status command must be issued immediately after these commands to terminate them and to provide verification of the head position (PCN). The H (Head Address) bit in STO will always return a "0". If a Sense Interrupt Status is not issued, the drive will continue to be BUSY and may affect the operation of the next command.

#### Sense Drive Status

Sense Drive Status obtains drive status information. It has not execution phase and goes directly to the result phase from the command phase. Status Register 3 contains the drive status information.

#### Specify

The Specify command sets the initial values for each of the three internal times. The HUT (Head Unload Time) defines the time from the end of the execution phase of one of the read/write commands to the head unload state. The SRT (Step Rate Time) defines the time interval between adjacent step pulses. Note that the spacing between the first and second step pulses may be shorter than the remaining step pulses. The HLT (Head Load Time) defines the time between when the Head Load signal goes high and the read/write operation starts. The values change with the data rate speed selection and are documented in Table 29. The values are the same for MFM and FM.

**TABLE 30 - DRIVE CONTROL DELAYS (MS)** 

		HUT						SI	रा	
	2M	1M	500K	300K	250K	2M	1M	500K	300K	250K
0	64	128	256	426	512	4	8	16	26.7	32
1	4	8	16	26.7	32	3.75	7.5	15	25	30
E	56	112	224	373	448	0.5	1	2	3.33	4
F	60	120	240	400	480	0.25	0.5	1	1.67	2

			HI	LT	
	2M	1M	500K	300K	250K
00	64	128	256	426	512
01	0.5	1	2	3.3	4
02	1	2	4	6.7	8
7F	63	126	252	420	504
7F	63.5	127	254	423	508

The choice of DMA or non-DMA operations is made by the ND bit. When this bit is "1", the non-DMA mode is selected, and when ND is "0", the DMA mode is selected. In DMA mode, data transfers are signaled by the FDRQ pin. Non-DMA mode uses the RQM bit and the FINT pin to signal data transfers.

### Configure

The Configure command is issued to select the special features of the FDC. A Configure command need not be issued if the default values of the FDC meet the system requirements.

Configure Default Values:

EIS - No Implied Seeks
EFIFO - FIFO Disabled
POLL - Polling Enabled
FIFOTHR - FIFO Threshold Set to 1 Byte
PRETRK - Pre-Compensation Set to Track 0

EIS - Enable Implied Seek. When set to "1", the FDC will perform a Seek operation before executing a read or write command. Defaults to no implied seek.

EFIFO - A "1" disables the FIFO (default). This means data transfers are asked for on a byte-by-byte basis. Defaults to "1", FIFO disabled. The threshold defaults to "1".

POLL - Disable polling of the drives. Defaults to "0", polling enabled. When enabled, a single interrupt is generated after a reset. No polling is performed while the drive head is loaded and the head unload delay has not expired.

FIFOTHR - The FIFO threshold in the execution phase of read or write commands. This is programmable from 1 to 16 bytes. Defaults to one byte. A "00" selects one byte; "0F" selects 16 bytes.

PRETRK - Pre-Compensation Start Track Number. Programmable from track 0 to 255. Defaults to track 0. A "00" selects track 0; "FF" selects track 255.

## Version

The Version command checks to see if the controller is an enhanced type or the older type (765A). A value of 90 H is returned as the result byte.

#### Relative Seek

The command is coded the same as for Seek, except for the MSB of the first byte and the DIR bit.

DIR	ACTION
0	Step Head Out
1	Step Head In

DIR Head Step Direction Control

RCN Relative Cylinder Number that determines how many tracks to step the head in or out from the current track number.

The Relative Seek command differs from the Seek command in that it steps the head the absolute number of tracks specified in the command instead of making a comparison against an internal register. The Seek command is good for drives that support a maximum of 256 tracks. Relative Seeks cannot be overlapped with other Relative Seeks. Only one Relative Seek can be active at a time. Relative Seeks may be overlapped with Seeks and Recalibrates. Bit 4 of Status Register 0 (EC) will be set if Relative Seek attempts to step outward beyond Track 0.

As an example, assume that a floppy drive has 300 useable tracks. The host needs to read track 300 and the head is on any track (0-255). If a Seek command is issued, the head will stop at track 255. If a Relative Seek command is issued, the FDC will move the head the specified number of tracks, regardless of the internal cylinder position register (but will increment the register). If the head was on track 40 (d), the maximum track that the FDC could position the head on using Relative Seek will be 295 (D), the initial track + 255 (D). The maximum count that the head can be moved with a single Relative Seek command is 255 (D).

The internal register, PCN, will overflow as the cylinder number crosses track 255 and will contain 39 (D). The resulting PCN value is thus (RCN + PCN) mod 256. Functionally, the FDC starts counting from 0 again as the track number goes

above 255 (D). It is the user's responsibility to compensate FDC functions (precompensation track number) when accessing tracks greater than 255. The FDC does not keep track that it is working in an "extended track area" (greater than 255). Any command issued will use the current PCN value except for the Recalibrate command, which only looks for the TRACKO signal. Recalibrate will return an error if the head is farther than 79 due to its limitation of issuing a maximum of 80 step pulses. The user simply needs to issue a second Recalibrate command. The Seek command and implied seeks will function correctly within the 44 (D) track (299-255) area of the "extended track area". It is the user's responsibility not to issue a new track position that will exceed the maximum track that is present in the extended

To return to the standard floppy range (0-255) of tracks, a Relative Seek should be issued to cross the track 255 boundary.

A Relative Seek can be used instead of the normal Seek, but the host is required to calculate the difference between the current head location and the new (target) head location. This may require the host to issue a Read ID command to ensure that the head is physically on the track that software assumes it to be. Different FDC commands will return different cylinder results which may be difficult to keep track of with software without the Read ID command.

### Perpendicular Mode

The Perpendicular Mode command should be issued prior to executing Read/Write/Format commands that access a disk drive with perpendicular recording capability. With this command, the length of the Gap2 field and VCO enable timing can be altered to accommodate the unique requirements of these drives. Table 28 describes the effects of the WGATE and GAP bits for the Perpendicular Mode command. Upon a reset, the FDC will default to the conventional mode (WGATE = 0, GAP = 0).

Selection of the 500 Kbps and 1 Mbps perpendicular modes is independent of the actual

data rate selected in the Data Rate Select Register. The user must ensure that these two data rates remain consistent.

The Gap2 and VCO timing requirements for perpendicular recording type drives are dictated by the design of the read/write head. In the design of this head, a pre-erase head precedes the normal read/write head by a distance of 200 micrometers. This works out to about 38 bytes at a 1 Mbps recording density. Whenever the write head is enabled by the Write Gate signal, the pre-erase head is also activated at the same time. Thus, when the write head is initially turned on, flux transitions recorded on the media for the first 38 bytes will not be preconditioned with the pre-erase head since it has not yet been activated. To accommodate this head activation deactivation time, the Gap2 field is expanded to a length of 41 bytes. The format field shown on Page 58 illustrates the change in the Gap2 field size for the perpendicular format.

On the read back by the FDC, the controller must begin synchronization at the beginning of the sync field. For the conventional mode, the internal PLL VCO is enabled (VCOEN) approximately 24 bytes from the start of the Gap2 field. But, when the controller operates in the 1 Mbps perpendicular mode (WGATE = 1, GAP = 1), VCOEN goes active after 43 bytes to accommodate the increased Gap2 field size. For both cases, and approximate two-byte cushion is maintained from the beginning of the sync field for the purposes of avoiding write splices in the presence of motor speed variation.

For the Write Data case, the FDC activates Write Gate at the beginning of the sync field under the conventional mode. The controller then writes a new sync field, data address mark, data field, and CRC as shown on page 57. With the pre-erase head of the perpendicular drive, the write head must be activated in the Gap2 field to insure a proper write of the new sync field. For the 1 Mbps perpendicular mode (WGATE = 1, GAP = 1), 38 bytes will be written in the Gap2 space. Since the bit density is proportional to the data rate, 19 bytes

will be written in the Gap2 field for the 500 Kbps perpendicular mode (WGATE = 1, GAP =0).

It should be noted that none of the alterations in Gap2 size, VCO timing, or Write Gate timing affect normal program flow. The information provided here is just for background purposes and is not needed for normal operation. Once the Perpendicular Mode command is invoked, FDC software behavior from the user standpoint is unchanged.

The perpendicular mode command is enhanced to allow specific drives to be designated Perpendicular recording drives. This enhancement allows data transfers between Conventional and Perpendicular drives without having to issue Perpendicular mode commands between the accesses of the different drive types, nor having to change write pre-compensation values.

When both GAP and WGATE bits of the PERPENDICULAR MODE COMMAND are both programmed to "0" (Conventional mode), then D0, D1, D2, D3, and D4 can be programmed independently to "1" for that drive to be set automatically to Perpendicular mode. In this mode the following set of conditions also apply:

- The GAP2 written to a perpendicular drive during a write operation will depend upon the programmed data rate.
- 2. The write pre-compensation given to a perpendicular mode drive will be 0ns.
- For D0-D3 programmed to "0" for conventional mode drives any data written will be at the currently programmed write pre-compensation.

Note: Bits D0-D3 can only be overwritten when OW is programmed as a "1".If either GAP or WGATE is a "1" then D0-D3 are ignored.

Software and hardware resets have the following effect on the PERPENDICULAR MODE COMMAND:

 "Software" resets (via the DOR or DSR registers) will only clear GAP and WGATE bits to "0". D0-D3 are unaffected and retain their previous value.

**TABLE 31 - EFFECTS OF WGATE AND GAP BITS** 

WGATE	GAP	MODE	LENGTH OF GAP2 FORMAT FIELD	PORTION OF GAP 2 WRITTEN BY WRITE DATA OPERATION
0	0	Conventional	22 Bytes	0 Bytes
0	1	Perpendicular (500 Kbps)	22 Bytes	19 Bytes
1	0	Reserved (Conventional)	22 Bytes	0 Bytes
1	1	Perpendicular (1 Mbps)	41 Bytes	38 Bytes

#### LOCK

In order to protect systems with long DMA latencies against older application software that can disable the FIFO the LOCK Command has been added. This command should only be used by the FDC routines, and application software should refrain from using it. If an application calls for the FIFO to be disabled then the CONFIGURE command should be used.

The LOCK command defines whether the EFIFO, FIFOTHR, and PRETRK parameters of the CONFIGURE command can be RESET by the DOR and DSR registers. When the LOCK bit is set to logic "1" all subsequent "software RESETS by the DOR and DSR registers will not change the previously set parameters to their default values. All "hardware" RESET from the RESET pin will set the LOCK bit to logic "0" and return the EFIFO, FIFOTHR, and PRETRK to their default values. A status byte is returned immediately after issuing a LOCK command. This byte reflects the value of the LOCK bit set by the command byte.

#### **ENHANCED DUMPREG**

The DUMPREG command is designed to support system run-time diagnostics and application software development and debug. To

accommodate the LOCK command and the enhanced PERPENDICULAR MODE command the eighth byte of the DUMPREG command has been modified to contain the additional data from these two commands.

#### **COMPATIBILITY**

This chip was designed with software compatibility in mind. It is a fully backwards-compatible solution with the older generation 765A/B disk controllers. The FDC also implements on-board registers for compatibility with the PS/2, as well as PC/AT and PC/XT, floppy disk controller subsystems. After a hardware reset of the FDC, all registers, functions and enhancements default to a PC/AT, PS/2 or PS/2 Model 30 compatible operating mode, depending on how the IDENT and MFM bits are configured by the system BIOS.

#### FORCE WRITE PROTECT

The Force Write Protect function forces the FDD nWRTPRT input active if the FORCE WRTPRT bit is active. The Force Write Protect function applies to the nWRTPRT pin in the FDD Interface as well as the nWRTPRT pin in the Parallel Port FDC. Refer to Configuration Register L8CR\_C5 for more information.

# **SERIAL PORT (UART)**

The chip incorporates two full function UARTs. They are compatible with the NS16450, the 16450 ACE registers and the NS16C550A. The UARTS perform serial-to-parallel conversion on received characters and parallel-to-serial conversion on transmit characters. The data rates are independently programmable from 460.8K baud down to 50 baud. The character options are programmable for 1 start; 1, 1.5 or 2 stop bits; even, odd, sticky or no parity; and prioritized The UARTs each contain a interrupts. programmable baud rate generator that is capable of dividing the input clock or crystal by a number from 1 to 65535. The UARTs are also capable of supporting the MIDI data rate. Refer to the Configuration Registers for information on disabling, power down and changing the base address of the UARTs. The interrupt from a UART is enabled by programming OUT2 of that **UART** 

"1". OUT2 being a logic "0" disables that UART's interrupt. The second UART also supports IrDA 1.0, HP-SIR and ASK-IR infrared modes of operation.

Note: The UARTs may be configured to share an interrupt. Refer to the Configuration section for more information.

#### REGISTER DESCRIPTION

Addressing of the accessible registers of the Serial Port is shown below. The configuration registers (see Configuration section) define the base addresses of the serial ports. The Serial Port registers are located at sequentially increasing addresses above these base addresses. The chip contains two serial ports, each of which contain a register set as described below.

**TABLE 32 - ADDRESSING THE SERIAL PORT** 

DLAB*	A2	<b>A</b> 1	A0	REGISTER NAME	
0	0	0	0	Receive Buffer (read)	
0	0	0	0	Transmit Buffer (write)	
0	0	0	1	Interrupt Enable (read/write)	
Х	0	1	0	Interrupt Identification (read)	
Х	0	1	0	FIFO Control (write)	
Х	0	1	1	Line Control (read/write)	
Х	1	0	0	Modem Control (read/write)	
Х	1	0	1	Line Status (read/write)	
Х	1	1	0	Modem Status (read/write)	
Х	1	1	1	Scratchpad (read/write)	
1	0	0	0	Divisor LSB (read/write)	
1	0	0	1	Divisor MSB (read/write	

\*Note: DLAB is Bit 7 of the Line Control Register

The following section describes the operation of the registers.

# RECEIVE BUFFER REGISTER (RB) Address Offset = 0H, DLAB = 0, READ ONLY

This register holds the received incoming data byte. Bit 0 is the least significant bit, which is transmitted and received first. Received data is double buffered; this uses an additional shift register to receive the serial data stream and convert it to a parallel 8 bit word which is transferred to the Receive Buffer register. The shift register is not accessible.

# TRANSMIT BUFFER REGISTER (TB) Address Offset = 0H, DLAB = 0, WRITE ONLY

This register contains the data byte to be transmitted. The transmit buffer is double buffered, utilizing an additional shift register (not accessible) to convert the 8 bit data word to a serial format. This shift register is loaded from the Transmit Buffer when the transmission of the previous byte is complete.

# INTERRUPT ENABLE REGISTER (IER) Address Offset = 1H, DLAB = 0, READ/WRITE

The lower four bits of this register control the enables of the five interrupt sources of the Serial Port interrupt. It is possible to totally disable the interrupt system by resetting bits 0 through 3 of this register. Similarly, setting the appropriate bits of this register to a high, selected interrupts can be enabled. Disabling the interrupt system inhibits the Interrupt Identification Register and disables any Serial Port interrupt out of the chip. All other system functions operate in their normal manner, including the Line Status and MODEM Status Registers. The contents of the Interrupt Enable Register are described below.

#### Bit 0

This bit enables the Received Data Available Interrupt (and timeout interrupts in the FIFO mode) when set to logic "1".

#### Bit 1

This bit enables the Transmitter Holding Register Empty Interrupt when set to logic "1".

#### Bit 2

This bit enables the Received Line Status Interrupt when set to logic "1". The error sources causing the interrupt are Overrun, Parity, Framing and Break. The Line Status Register must be read to determine the source.

#### Bit 3

This bit enables the MODEM Status Interrupt when set to logic "1". This is caused when one of the Modem Status Register bits changes state.

#### Bits 4 through 7

These bits are always logic "0".

# FIFO CONTROL REGISTER (FCR) Address Offset = 2H, DLAB = X, WRITE

This is a write only register at the same location as the IIR. This register is used to enable and clear the FIFOs, set the RCVR FIFO trigger level. Note: DMA is not supported. The UART1 and UART2 FCR's are shadowed in the UART1 FIFO Control Shadow Register (LD8:CRC3[7:0]) and UART2 FIFO Control Shadow Register (LD8:CRC4[7:0]).

#### Bit (

Setting this bit to a logic "1" enables both the XMIT and RCVR FIFOs. Clearing this bit to a logic "0" disables both the XMIT and RCVR FIFOs and clears all bytes from both FIFOs. When changing from FIFO Mode to non-FIFO (16450) mode, data is automatically cleared from the FIFOs. This bit must be a 1 when other bits in this register are written to or they will not be properly programmed.

#### Bit 1

Setting this bit to a logic "1" clears all bytes in the RCVR FIFO and resets its counter logic to 0. The shift register is not cleared. This bit is self-clearing.

#### Bit 2

Setting this bit to a logic "1" clears all bytes in the XMIT FIFO and resets its counter logic to 0. The shift register is not cleared. This bit is self-clearing.

#### Bit 3

Writing to this bit has no effect on the operation of the UART. The RXRDY and TXRDY pins are not available on this chip.

#### Bit 4,5

Reserved

#### Bit 6,7

These bits are used to set the trigger level for the RCVR FIFO interrupt.

Bit 7	Bit 6	RCVR FIFO Trigger Level (BYTES)
<u> </u>	סונס	Trigger Level (BTTLO)
0	0	1
0	1	4
1	0	8
1	1	14

## INTERRUPT IDENTIFICATION REGISTER (IIR) Address Offset = 2H, DLAB = X, READ

By accessing this register, the host CPU can determine the highest priority interrupt and its source. Four levels of priority interrupt exist. They are in descending order of priority:

- 1. Receiver Line Status (highest priority)
- 2. Received Data Ready
- 3. Transmitter Holding Register Empty
- 4. MODEM Status (lowest priority)

Information indicating that a prioritized interrupt is pending and the source of that interrupt is stored in the Interrupt Identification Register (refer to Interrupt Control Table). When the CPU accesses the IIR, the Serial Port freezes all interrupts and indicates the highest priority pending interrupt to the CPU. During this CPU access, even if the Serial Port records new interrupts, the current indication does not change until access is completed. The contents of the IIR are described below.

#### Bit 0

This bit can be used in either a hardwired prioritized or polled environment to indicate whether an interrupt is pending. When bit 0 is a logic "0", an interrupt is pending and the contents of the IIR may be used as a pointer to the appropriate internal service routine. When bit 0 is a logic "1", no interrupt is pending.

#### Bits 1 and 2

These two bits of the IIR are used to identify the highest priority interrupt pending as indicated by the Interrupt Control Table.

#### Bit 3

In non-FIFO mode, this bit is a logic "0". In FIFO mode this bit is set along with bit 2 when a timeout interrupt is pending.

#### Bits 4 and 5

These bits of the IIR are always logic "0".

#### Bits 6 and 7

These two bits are set when the FIFO CONTROL Register bit 0 equals 1.

**TABLE 33 - INTERRUPT CONTROL** 

FIFO MODE ONLY	INTERRUPT IDENTIFICATION		INTERRUPT SET AND RESET FUNCTIONS				
BIT 3	BIT 2	BIT 1	BIT 0	PRIORITY LEVEL	INTERRUPT TYPE	INTERRUPT SOURCE	INTERRUPT RESET CONTROL
0	0	0	1	-	None	None	-
0	1	1	0	Highest	Receiver Line Status	Overrun Error, Parity Error, Framing Error or Break Interrupt	Reading the Line Status Register
0	1	0	0	Second	Received Data Available	Receiver Data Available	Read Receiver Buffer or the FIFO drops below the trigger level.
1	1	0	0	Second	Character Timeout Indication	No Characters Have Been Removed From or Input to the RCVR FIFO during the last 4 Char times and there is at least 1 char in it during this time	Reading the Receiver Buffer Register
0	0	1	0	Third	Transmitter Holding Register Empty	Transmitter Holding Register Empty	Reading the IIR Register (if Source of Interrupt) or Writing the Transmitter Holding Register
0	0	0	0	Fourth	MODEM Status	Clear to Send or Data Set Ready or Ring Indicator or Data Carrier Detect	Reading the MODEM Status Register

BIT 2	WORD LENGTH	NUMBER OF STOP BITS
0	1	1
1	5 bits	1.5
1	6 bits	2
1	7 bits	2
1	8 bits	2

# LINE CONTROL REGISTER (LCR) Address Offset = 3H, DLAB = 0, READ/WRITE

This register contains the format information of the serial line. The bit definitions are:

## Bits 0 and 1

These two bits specify the number of bits in each transmitted or received serial character. The encoding of bits 0 and 1 is as follows:

The Start, Stop and Parity bits are not included in the word length.

BIT 1	BIT 0	WORD LENGTH
0	0	5 Bits
0	1	6 Bits
1	0	7 Bits
1	1	8 Bits

## Bit 2

This bit specifies the number of stop bits in each transmitted or received serial character. The following table summarizes the information. Note: The receiver will ignore all stop bits beyond the first, regardless of the number used in transmitting. **Bit 3** 

Parity Enable bit. When bit 3 is a logic "1", a parity bit is generated (transmit data) or checked (receive data) between the last data word bit and the first stop bit of the serial data. (The parity bit is used to generate an even or odd number of 1s when the data word bits and the parity bit are summed).

#### Bit 4

Even Parity Select bit. When bit 3 is a logic "1" and bit 4 is a logic "0", an odd number of logic "1"'s is transmitted or checked in the data word bits and the parity bit. When bit 3 is a logic "1" and bit 4 is a logic "1" an even number of bits is transmitted and checked.

#### Bit 5

Stick Parity bit. When bit 3 is a logic "1" and bit 5 is a logic "1", the parity bit is transmitted and then detected by the receiver in the opposite state indicated by bit 4.

## Bit 6

Set Break Control bit. When bit 6 is a logic "1", the transmit data output (TXD) is forced to the Spacing or logic "0" state and remains there (until reset by a low level bit 6) regardless of other transmitter activity. This feature enables the Serial Port to alert a terminal in a communications system.

# Bit 7

Divisor Latch Access bit (DLAB). It must be set high (logic "1") to access the Divisor Latches of the Baud Rate Generator during read or write operations. It must be set low (logic "0") to access the Receiver Buffer Register, the Transmitter Holding Register, or the Interrupt Enable Register.

# MODEM CONTROL REGISTER (MCR) Address Offset = 4H, DLAB = X, READ/WRITE

This 8 bit register controls the interface with the MODEM or data set (or device emulating a MODEM). The contents of the MODEM control register are described below.

# Bit 0

This bit controls the Data Terminal Ready (nDTR) output. When bit 0 is set to a logic "1", the nDTR output is forced to a logic "0". When bit 0 is a logic "0", the nDTR output is forced to a logic "1".

#### Bit 1

This bit controls the Request To Send (nRTS) output. Bit 1 affects the nRTS output in a manner identical to that described above for bit 0.

#### Bit 2

This bit controls the Output 1 (OUT1) bit. This bit does not have an output pin and can only be read or written by the CPU.

#### Bit 3

Output 2 (OUT2). This bit is used to enable an UART interrupt. When OUT2 is a logic "0", the serial port interrupt output is forced to a high impedance state - disabled. When OUT2 is a logic "1", the serial port interrupt outputs are enabled.

## Bit 4

This bit provides the loopback feature for diagnostic testing of the Serial Port. When bit 4 is set to logic "1", the following occur:

- 1. The TXD is set to the Marking State(logic "1").
- The receiver Serial Input (RXD) is disconnected.
- The output of the Transmitter Shift Register is "looped back" into the Receiver Shift Register input.
- All MODEM Control inputs (nCTS, nDSR, nRI and nDCD) are disconnected.
- The four MODEM Control outputs (nDTR, nRTS, OUT1 and OUT2) are internally connected to the four MODEM Control inputs (nDSR, nCTS, RI, DCD).
- The Modem Control output pins are forced inactive high.
- Data that is transmitted is immediately received.

This feature allows the processor to verify the transmit and receive data paths of the Serial Port. In the diagnostic mode, the receiver and the transmitter interrupts are fully operational. The MODEM Control Interrupts are also operational but the interrupts' sources are now the lower four bits of the MODEM Control Register instead of the MODEM Control inputs. The interrupts are still controlled by the Interrupt Enable Register.

## Bits 5 through 7

These bits are permanently set to logic zero.

# LINE STATUS REGISTER (LSR) Address Offset = 5H, DLAB = X, READ/WRITE

#### Bit 0

Data Ready (DR). It is set to a logic "1" whenever a complete incoming character has been received and transferred into the Receiver Buffer Register or the FIFO. Bit 0 is reset to a logic "0" by reading all of the data in the Receive Buffer Register or the FIFO.

## Bit 1

Overrun Error (OE). Bit 1 indicates that data in the Receiver Buffer Register was not read before the next character was transferred into the register, thereby destroying the previous character. In FIFO mode, an overrun error will occur only when the FIFO is full and the next character has been completely received in the shift register, the character in the shift register is overwritten but not transferred to the FIFO. The OE indicator is set to a logic "1" immediately upon detection of an overrun condition, and reset whenever the Line Status Register is read.

## Bit 2

Parity Error (PE). Bit 2 indicates that the received data character does not have the correct even or odd parity, as selected by the even parity select bit. The PE is set to a logic "1" upon detection of a parity error and is reset to a logic "0" whenever the Line Status Register is read. In the FIFO mode this error is associated with the particular character in the FIFO it applies to. This error is indicated when the associated character is at the top of the FIFO.

Bit 3

Framing Error (FE). Bit 3 indicates that the received character did not have a valid stop bit. Bit 3 is set to a logic "1" whenever the stop bit following the last data bit or parity bit is detected as a zero bit (Spacing level). The FE is reset to a logic "0" whenever the Line Status Register is read. In the FIFO mode this error is associated with the particular character in the FIFO it applies to. This error is indicated when the associated character is at the top of the FIFO. The Serial Port will try to resynchronize after a framing error. To do this, it assumes that the framing error was due to the next start bit, so it samples this 'start' bit twice and then takes in the 'data'.

#### Bit 4

Break Interrupt (BI). Bit 4 is set to a logic "1" whenever the received data input is held in the Spacing state (logic "0") for longer than a full word transmission time (that is, the total time of the start bit + data bits + parity bits + stop bits). The BI is reset after the CPU reads the contents of the Line Status Register. In the FIFO mode this error is associated with the particular character in the FIFO it applies to. This error is indicated when the associated character is at the top of the FIFO. When break occurs only one zero character is loaded into the FIFO. Restarting after a break is received, requires the serial data (RXD) to be logic "1" for at least 1/2 bit time.

Note: Bits 1 through 4 are the error conditions that produce a Receiver Line Status Interrupt whenever any of the corresponding conditions are detected and the interrupt is enabled.

#### Bit 5

Transmitter Holding Register Empty (THRE). Bit 5 indicates that the Serial Port is ready to accept a new character for transmission. In addition, this bit causes the Serial Port to issue an interrupt when the Transmitter Holding Register interrupt enable is set high. The THRE bit is set to a logic "1" when a character is transferred from the Transmitter Holding Register into the Transmitter Shift Register. The bit is reset to logic "0" whenever the CPU loads the Transmitter Holding Register. In the FIFO mode this bit is set when the XMIT FIFO is empty, it is cleared when at least 1 byte is written to the XMIT FIFO. Bit 5 is a read only bit.

#### Bit 6

Transmitter Empty (TEMT). Bit 6 is set to a logic "1" whenever the Transmitter Holding Register (THR) and Transmitter Shift Register (TSR) are both empty. It is reset to logic "0" whenever either the THR or TSR contains a data character. Bit 6 is a read only bit. In the FIFO mode this bit is set whenever the THR and TSR are both empty,

#### Bit 7

This bit is permanently set to logic "0" in the 450 mode. In the FIFO mode, this bit is set to a logic "1" when there is at least one parity error, framing error or break indication in the FIFO. This bit is cleared when the LSR is read if there are no subsequent errors in the FIFO.

# MODEM STATUS REGISTER (MSR) Address Offset = 6H, DLAB = X, READ/WRITE

This 8 bit register provides the current state of the control lines from the MODEM (or peripheral device). In addition to this current state information, four bits of the MODEM Status Register (MSR) provide change information. These bits are set to logic "1" whenever a control input from the MODEM changes state. They are reset to logic "0" whenever the MODEM Status Register is read.

#### Bit 0

Delta Clear To Send (DCTS). Bit 0 indicates that the nCTS input to the chip has changed state since the last time the MSR was read.

#### Bit 1

Delta Data Set Ready (DDSR). Bit 1 indicates that the nDSR input has changed state since the last time the MSR was read.

#### Bit 2

Trailing Edge of Ring Indicator (TERI). Bit 2 indicates that the nRI input has changed from logic "0" to logic "1".

### Bit 3

Delta Data Carrier Detect (DDCD). Bit 3 indicates that the nDCD input to the chip has changed state.

Note: Whenever bit 0, 1, 2, or 3 is set to a logic "1", a MODEM Status Interrupt is generated.

## Bit 4

This bit is the complement of the Clear To Send (nCTS) input. If bit 4 of the MCR is set to logic "1", this bit is equivalent to nRTS in the MCR.

#### Bit 5

This bit is the complement of the Data Set Ready (nDSR) input. If bit 4 of the MCR is set to logic "1", this bit is equivalent to DTR in the MCR.

## Bit 6

This bit is the complement of the Ring Indicator (nRI) input. If bit 4 of the MCR is set to logic "1", this bit is equivalent to OUT1 in the MCR.

#### Bit 7

This bit is the complement of the Data Carrier

Detect (nDCD) input. If bit 4 of the MCR is set to logic "1", this bit is equivalent to OUT2 in the MCR.

# SCRATCHPAD REGISTER (SCR) Address Offset =7H, DLAB =X, READ/WRITE

This 8 bit read/write register has no effect on the operation of the Serial Port. It is intended as a scratchpad register to be used by the programmer to hold data temporarily.

# PROGRAMMABLE BAUD RATE GENERATOR (AND DIVISOR LATCHES DLH, DLL)

The Serial Port contains a programmable Baud Rate Generator that is capable of taking any clock input (DC to 3 MHz) and dividing it by any divisor from 1 to 65535. This output frequency of the Baud Rate Generator is 16x the Baud rate. Two 8 bit latches store the divisor in 16 bit binary format. These Divisor Latches must be loaded during initialization in order to insure desired operation of the Baud Rate Generator. Upon loading either of the Divisor Latches, a 16 bit Baud counter is immediately loaded. This prevents long counts on initial load. If a 0 is loaded into the BRG registers the output divides the clock by the number 3. If a 1 is loaded the output is the inverse of the input oscillator. If a two is loaded the output is a divide by 2 signal with a 50% duty cycle. If a 3 or greater is loaded the output is low for 2 bits and high for the remainder of the count. The input clock to the BRG is a 1.8462 MHz clock.

Table 31 shows the baud rates possible with a 1.8462 MHz crystal.

Table 34 - Baud Rates Using 1.8462 MHz Clock for <= 38.4K; Using 1.8432MHz Clock for 115.2k; Using 3.6864MHz Clock for 230.4k; Using 7.3728 MHz Clock for 460.8k

DESIRED BAUD RATE	DIVISOR USED TO GENERATE 16X CLOCK	PERCENT ERROR DIFFERENCE BETWEEN DESIRED AND ACTUAL <sup>1</sup>	HIGH SPEED BIT <sup>2</sup>
50	2304	0.001	Х
75	1536	-	Х
110	1047	-	Х
134.5	857	0.004	Х
150	768	-	Х
300	384	-	Х
600	192	-	Х
1200	96	-	Х
1800	64	-	Х
2000	58	0.005	Х
2400	48	-	Х
3600	32	-	Х
4800	24	-	Х
7200	16	-	Х
9600	12	-	Х
19200	6	-	Х
38400	3	0.030	Х
57600	2	0.16	Х
115200	1	0.16	Х
230400	32770	0.16	1
460800	32769	0.16	1

Note<sup>1</sup>: The percentage error for all baud rates, except where indicated otherwise, is 0.2%. Note <sup>2</sup>: The High Speed bit is located in the Device Configuration Space.

# Effect Of The Reset on Register File

The Reset Function Table (Table 35) details the effect of the Reset input on each of the registers of the Serial Port.

#### FIFO INTERRUPT MODE OPERATION

When the RCVR FIFO and receiver interrupts are enabled (FCR bit 0 = "1", IER bit 0 = "1"), RCVR interrupts occur as follows:

- A. The receive data available interrupt will be issued when the FIFO has reached its programmed trigger level; it is cleared as soon as the FIFO drops below its programmed trigger level.
- B. The IIR receive data available indication also occurs when the FIFO trigger level is reached. It is cleared when the FIFO drops below the trigger level.
- C. The receiver line status interrupt (IIR=06H), has higher priority than the received data available (IIR=04H) interrupt.
- D. The data ready bit (LSR bit 0) is set as soon as a character is transferred from the shift register to the RCVR FIFO. It is reset when the FIFO is empty.

When RCVR FIFO and receiver interrupts are enabled, RCVR FIFO timeout interrupts occur as follows:

- A. A FIFO timeout interrupt occurs if all the following conditions exist:
- At least one character is in the FIFO.
- The most recent serial character received was longer than 4 continuous character times ago. (If 2 stop bits are programmed, the second one is included in this time delay).
- The most recent CPU read of the FIFO was longer than 4 continuous character times ago.

This will cause a maximum character received to interrupt issued delay of 160 msec at 300 BAUD with a 12 bit character.

B. Character times are calculated by using the RCLK input for a clock signal (this makes the delay proportional to the baudrate).

- C. When a timeout interrupt has occurred it is cleared and the timer reset when the CPU reads one character from the RCVR FIFO.
- D. When a timeout interrupt has not occurred the timeout timer is reset after a new character is received or after the CPU reads the RCVR FIFO.

When the XMIT FIFO and transmitter interrupts are enabled (FCR bit 0 = "1", IER bit 1 = "1"), XMIT interrupts occur as follows:

- A. The transmitter holding register interrupt (02H) occurs when the XMIT FIFO is empty; it is cleared as soon as the transmitter holding register is written to (1 of 16 characters may be written to the XMIT FIFO while servicing this interrupt) or the IIR is read.
- B. The transmitter FIFO empty indications will be delayed 1 character time minus the last stop bit time whenever the following occurs: THRE=1 and there have not been at least two bytes at the same time in the transmitter FIFO since the last THRE=1. The transmitter interrupt after changing FCR0 will be immediate, if it is enabled.

Character timeout and RCVR FIFO trigger level interrupts have the same priority as the current received data available interrupt; XMIT FIFO empty has the same priority as the current transmitter holding register empty interrupt.

#### FIFO POLLED MODE OPERATION

With FCR bit 0 = "1" resetting IER bits 0, 1, 2 or 3 or all to zero puts the UART in the FIFO Polled Mode of operation. Since the RCVR and XMITTER are controlled separately, either one or both can be in the polled mode of operation. In this mode, the user's program will check RCVR and XMITTER status via the LSR. LSR definitions for the FIFO Polled Mode are as follows:

- Bit 0=1 as long as there is one byte in the RCVR FIFO.
- Bits 1 to 4 specify which error(s) have

- occurred. Character error status is handled the same way as when in the interrupt mode, the IIR is not affected since EIR bit 2=0
- Bit 5 indicates when the XMIT FIFO is empty.
- Bit 6 indicates that both the XMIT FIFO and shift register are empty.
- Bit 7 indicates whether there are any errors in the RCVR FIFO.

There is no trigger level reached or timeout condition indicated in the FIFO Polled Mode, however, the RCVR and XMIT FIFOs are still fully capable of holding characters.

**TABLE 35 - RESET FUNCTION** 

REGISTER/SIGNAL	RESET CONTROL	RESET STATE
Interrupt Enable Register	RESET	All bits low
Interrupt Identification Reg.	RESET	Bit 0 is high; Bits 1 - 7 low
FIFO Control	RESET	All bits low
Line Control Reg.	RESET	All bits low
MODEM Control Reg.	RESET	All bits low
Line Status Reg.	RESET	All bits low except 5, 6 high
MODEM Status Reg.	RESET	Bits 0 - 3 low; Bits 4 - 7 input
TXD1, TXD2	RESET	High
INTRPT (RCVR errs)	RESET/Read LSR	Low
INTRPT (RCVR Data Ready)	RESET/Read RBR	Low
INTRPT (THRE)	RESET/ReadIIR/Write THR	Low
OUT2B	RESET	High
RTSB	RESET	High
DTRB	RESET	High
OUT1B	RESET	High
RCVR FIFO	RESET/ FCR1*FCR0/_FCR0	All Bits Low
XMIT FIFO	RESET/ FCR1*FCR0/_FCR0	All Bits Low

TABLE 36 - REGISTER SUMMARY FOR AN INDIVIDUAL UART CHANNEL

	DEGISTER SOMMAN FOR AN INDIVIDUAL VANT CHANNEL								
REGISTER ADDRESS*	REGISTER NAME	REGISTER SYMBOL	BIT 0	BIT 1					
ADDR = 0 $DLAB = 0$	Receive Buffer Register (Read Only)	RBR	Data Bit 0 (Note 1)	Data Bit 1					
ADDR = 0 DLAB = 0	Transmitter Holding Register (Write Only)	THR	Data Bit 0	Data Bit 1					
ADDR = 1 DLAB = 0	Interrupt Enable Register	IER	Enable Received Data Available Interrupt (ERDAI)	Enable Transmitter Holding Register Empty Interrupt (ETHREI)					
ADDR = 2	Interrupt Ident. Register (Read Only)	IIR	"0" if Interrupt Pending	Interrupt ID Bit					
ADDR = 2	FIFO Control Register (Write Only)	FCR (Note 7)	FIFO Enable	RCVR FIFO Reset					
ADDR = 3	Line Control Register	LCR	Word Length Select Bit 0 (WLS0)	Word Length Select Bit 1 (WLS1)					
ADDR = 4	MODEM Control Register	MCR	Data Terminal Ready (DTR)	Request to Send (RTS)					
ADDR = 5	Line Status Register	LSR	Data Ready (DR)	Overrun Error (OE)					
ADDR = 6	MODEM Status Register	MSR	Delta Clear to Send (DCTS)	Delta Data Set Ready (DDSR)					
ADDR = 7	Scratch Register (Note 4)	SCR	Bit 0	Bit 1					
ADDR = 0 DLAB = 1	Divisor Latch (LS)	DDL	Bit 0	Bit 1					
ADDR = 1 DLAB = 1	Divisor Latch (MS)	DLM	Bit 8	Bit 9					

<sup>\*</sup>DLAB is Bit 7 of the Line Control Register (ADDR = 3).

Note 1: Bit 0 is the least significant bit. It is the first bit serially transmitted or received.

Note 2: When operating in the XT mode, this bit will be set any time that the transmitter shift register is empty.

TABLE 37 - REGISTER SUMMARY FOR AN INDIVIDUAL UART CHANNEL (CONTINUED)

BIT 2	BIT 3	BIT 4	BIT 5	BIT 6	BIT 7
Data Bit 2	Data Bit 3	Data Bit 4	Data Bit 5	Data Bit 6	Data Bit 7
Data Bit 2	Data Bit 3	Data Bit 4	Data Bit 5	Data Bit 6	Data Bit 7
Enable Receiver Line Status Interrupt (ELSI)	Enable MODEM Status Interrupt (EMSI)	0	0	0	0
Interrupt ID Bit	Interrupt ID Bit (Note 5)	0	0	FIFOs Enabled (Note 5)	FIFOs Enabled (Note 5)
XMIT FIFO Reset	DMA Mode Select (Note 6)	Reserved	Reserved	RCVR Trigger LSB	RCVR Trigger MSB
Number of Stop Bits (STB)	Parity Enable (PEN)	Even Parity Select (EPS)	Stick Parity	Set Break	Divisor Latch Access Bit (DLAB)
OUT1 (Note 3)	OUT2 (Note 3)	Loop	0	0	0
Parity Error (PE)	Framing Error (FE)	Break Interrupt (BI)	Transmitter Holding Register (THRE)	Transmitter Empty (TEMT) (Note 2)	Error in RCVR FIFO (Note 5)
Trailing Edge Ring Indicator (TERI)	Delta Data Carrier Detect (DDCD)	Clear to Send (CTS)	Data Set Ready (DSR)	Ring Indicator (RI)	Data Carrier Detect (DCD)
Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
Bit 10	Bit 11	Bit 12	Bit 13	Bit 14	Bit 15

Note 3: This bit no longer has a pin associated with it.

Note 4: When operating in the XT mode, this register is not available.

Note 5: These bits are always zero in the non-FIFO mode.

Note 6: Writing a one to this bit has no effect. DMA modes are not supported in this chip.

Note 7: The UART1 and UART2 FCR's are shadowed in the UART1 FIFO Control Shadow Register (LD8:CRC3[7:0]) and UART2 FIFO Control Shadow Register (LD8:CRC4[7:0]).

#### NOTES ON SERIAL PORT OPERATION

### FIFO MODE OPERATION:

## **GENERAL**

The RCVR FIFO will hold up to 16 bytes regardless of which trigger level is selected.

## TX AND RX FIFO OPERATION

The Tx portion of the UART transmits data through TXD as soon as the CPU loads a byte into the Tx FIFO. The UART will prevent loads to the Tx FIFO if it currently holds 16 characters. Loading to the Tx FIFO will again be enabled as soon as the next character is transferred to the Tx shift register. These capabilities account for the largely autonomous operation of the Tx.

The UART starts the above operations typically with a Tx interrupt. The chip issues a Tx interrupt whenever the Tx FIFO is empty and the Tx interrupt is enabled, except in the following instance. Assume that the Tx FIFO is empty and the CPU starts to load it. When the first byte enters the FIFO the Tx FIFO empty interrupt will transition from active to inactive. Depending on the execution speed of the service routine software, the UART may be able to transfer this byte from the FIFO to the shift register before the CPU loads another byte. If this happens, the Tx FIFO will be empty again and typically the UART's interrupt line would transition to the active state. This could cause a system with an interrupt control unit to record a Tx FIFO empty condition, even though the CPU is currently servicing that interrupt. Therefore, after the first byte has been loaded into the FIFO the UART will wait one serial character transmission time before issuing a new Tx FIFO empty interrupt. This one character Tx interrupt delay will remain active until at least two bytes have the Tx FIFO empties after this condition, the Tx been loaded into the FIFO, concurrently. When interrupt will be activated without a one character delay.

Rx support functions and operation are quite different from those described for the transmitter. The Rx FIFO receives data until the number of bytes in the FIFO equals the selected interrupt trigger level. At that time if Rx interrupts are enabled, the UART will issue an interrupt to the CPU. The Rx FIFO will continue to store bytes until it holds 16 of them. It will not accept any more data when it is full. Any more data entering the Rx shift register will set the Overrun Error flag. Normally, the FIFO depth and the programmable trigger levels will give the CPU ample time to empty the Rx FIFO before an overrun occurs.

One side-effect of having a Rx FIFO is that the selected interrupt trigger level may be above the data level in the FIFO. This could occur when data at the end of the block contains fewer bytes than the trigger level. No interrupt would be issued to the CPU and the data would remain in the UART. To prevent the software from having to check for this situation the chip incorporates a timeout interrupt.

The timeout interrupt is activated when there is a least one byte in the Rx FIFO, and neither the CPU nor the Rx shift register has accessed the Rx FIFO within 4 character times of the last byte. The timeout interrupt is cleared or reset when the CPU reads the Rx FIFO or another character enters it.

These FIFO related features allow optimization of CPU/UART transactions and are especially useful given the higher baud rate capability (256 kbaud).

# **Ring Wake Filter**

An optional filter is provided to prevent glitches to the wakeup circuitry and prevent unnecessary wakeup of the system when a phone is picked up or hung up. If enabled, this filter will be placed into the soft power management, SMI and PME/SCI wakeup event path of either of the UART ring indicator pins (nRI1, nRI2), or the nRING pin, which is an alternate function on GP11 and GP62.

This feature is enabled onto the nRING pin or one of the ring indicator pins (nRI1, nRI2) via the Ring Filter Select Register defined below. If

enabled, a frequency detection filter is placed in the path to the soft power management block, SMI and PME interface that generates an active low pulse for the duration of a signal that produces 3 edges in a 200msec time period i.e., detects a pulse train of frequency 15Hz or higher.

This filter circuit runs off of the 32 kHz clock. This circuit is powered by the VTR power supply. When this circuit is disabled, it will draw no current.

The nRING function is part of the soft power management block as an additional wakeup event, and the SMI and PME interface logic.

- A status and enable bit is in the soft power status and enable registers as follows:
- RING Status bit R/W: RING\_STS, Bit 3 of Soft Power Status Register 2 (Logical Device 8, 0xB3); latched, cleared on read.
   1= Ring indicator input occurred on the nRING pin and, if enabled, caused the wakeup (activated nPowerOn). 0= nRING input did not occur.
- RING Enable bit R/W: RING\_EN, Bit 3 of Soft Power Enable Register 2 (Logical Device 8, 0xB1). 1=Enable ring indication on nRING pin as wakeup function to activate nPowerOn. 0=Disable.
- An enable bit is in the SMI Enable Register 1 as follows:

- RING Enable bit R/W: RING\_EN, Bit 0 of SMI Register 1 (System I/O Space, at <PM1\_BLK>+14h). 1=Enable ring indication on nRING pin as SMI function. 0=Disable. Note: The PME status bit for RING is used as the SMI status bit for RING (see PME Status Register).
- 3. A status and enable bit is in the PME status and enable registers as follows:
- RING Status bit R/W: RING\_STS, Bit 5 of PME Status Register 1 (System I/O Space, at <PM1\_BLK>+Ch); latched, cleared by writing a "1" to this bit. 1= Ring indicator input occurred on the nRING pin and, if enabled, caused the nPME/SCI or SMI. 0= nRING input did not occur.
- RING Enable bit R/W: RING\_EN, Bit 5 of PME Enable Register 1 (System I/O Space, at <PM1\_BLK>+Eh). 1=Enable ring indication on nRING pin as PME wakeup function. 0=Disable.

Refer to Logical Device 8, 0xC6 for programming information

The ring wakeup filter will produce an active low pulse for the period of time that nRING, nRI1 and/or nRI2 is toggling. See figure below.




FIGURE 3 - RING WAKEUP FILTER OUTPUT

### INFRARED INTERFACE

The infrared interface provides a two-way wireless communications port using infrared as a transmission medium. Several IR implementations have been provided for the second UART in this chip (logical device 5), IrDA 1.0 and Amplitude Shift Keyed IR. The IR transmission can use the standard UART2 TXD2 and RXD2 pins or optional IRTX and IRRX pins. These can be selected through the configuration registers.

IrDA 1.0 allows serial communication at baud rates up to 115.2 kbps. Each word is sent serially beginning with a zero value start bit. A zero is signaled by sending a single IR pulse at the beginning of the serial bit time. A one is signaled by sending no IR pulse during the bit time. Please refer to the AC timing for the parameters of these pulses and the IrDA waveform.

The Amplitude Shift Keyed IR allows asynchronous serial communication at baud rates up to 19.2K Baud. Each word is sent serially beginning with a zero value start bit. A zero is

signaled by sending a 500KHz waveform for the duration of the serial bit time. A one is signaled by sending no transmission during the bit time. Please refer to the AC timing for the parameters of the ASK-IR waveform.

If the Half-Duplex option is chosen, there is a timeout when the direction of the transmission is changed. This time-out starts at the last bit transferred during a transmission and blocks the receiver input until the timeout expires. If the transmit buffer is loaded with more data before the time-out expires, the timer is restarted after the new byte is transmitted. If data is loaded into the transmit buffer while a character is being received, the transmission will not start until the time-out expires after the last receive bit has been received. If the start bit of another character is received during this time-out, the timer is restarted after the new character is received. The IR halfduplex time-out is programmable via CRF2 in Logical Device 5. This register allows the time-out to be programmed to any value between 0 and 10msec in 100usec increments.

## **PARALLEL PORT**

This chip incorporates an IBM XT/AT compatible parallel port. This supports the optional PS/2 type bi-directional parallel port (SPP), the Enhanced Parallel Port (EPP) and the Extended Capabilities Port (ECP) parallel port modes. Refer to the Configuration Registers for information on disabling, power down, changing the base address of the parallel port, and selecting the mode of operation.

This chip also provides a mode for support of the floppy disk controller on the parallel port. The parallel port also incorporates SMSC's ChiProtect circuitry, which prevents possible damage to the parallel port due to printer power-up.

The functionality of the Parallel Port is achieved through the use of eight addressable ports, with their associated registers and control gating. The control and data port are read/write by the CPU, the status port is read/write in the EPP mode. The address map of the Parallel Port is shown below:

DATA PORT	BASE ADDRESS + 00H
STATUS PORT	BASE ADDRESS + 01H
CONTROL PORT	BASE ADDRESS + 02H
EPP ADDR PORT	BASE ADDRESS + 03H
EPP DATA PORT 0	BASE ADDRESS + 04H
EPP DATA PORT 1	BASE ADDRESS + 05H
EPP DATA PORT 2	BASE ADDRESS + 06H
EPP DATA PORT 3	BASE ADDRESS + 07H

The bit map of these registers is:

	D0	D1	D2	D3	D4	D5	D6	D7	Note
DATA PORT	PD0	PD1	PD2	PD3	PD4	PD5	PD6	PD7	1
STATUS PORT	TMOUT	0	0	nERR	SLCT	PE	nACK	nBUSY	1
CONTROL PORT	STROBE	AUTOFD	nINIT	SLC	IRQE	PCD	0	0	1
EPP ADDR PORT	PD0	PD1	PD2	PD3	PD4	PD5	PD6	AD7	2,3
EPP DATA PORT 0	PD0	PD1	PD2	PD3	PD4	PD5	PD6	PD7	2,3
EPP DATA PORT 1	PD0	PD1	PD2	PD3	PD4	PD5	PD6	PD7	2,3
EPP DATA PORT 2	PD0	PD1	PD2	PD3	PD4	PD5	PD6	PD7	2,3
EPP DATA PORT 3	PD0	PD1	PD2	PD3	PD4	PD5	PD6	PD7	2,3

Note 1: These registers are available in all modes.

Note 2: These registers are only available in EPP mode.

Note 3: For EPP mode, IOCHRDY must be connected to the ISA bus.

**TABLE 38 - PARALLEL PORT CONNECTOR** 

HOST CONNECTOR	PIN NUMBER	STANDARD	EPP	ECP
1	111	nStrobe	nWrite	nStrobe
2-9	96-103	PData<0:7>	PData<0:7>	PData<0:7>
10	108	nAck	Intr	nAck
11	107	Busy	nWait	Busy, PeriphAck(3)
12	106	PE	(NU)	PError,
				nAckReverse(3)
13	105	Select	(NU)	Select
14	110	nAutofd	nDatastb	nAutoFd,
				HostAck(3)
15	109	nError	(NU)	nFault(1)
				nPeriphRequest(3)
16	94	nInit	(NU)	nInit(1)
				nReverseRqst(3)
17	95	nSelectin	nAddrstrb	nSelectIn(1,3)

For the cable interconnection required for ECP support and the Slave Connector pin numbers, refer to the <a href="IEEE 1284 Extended Capabilities Port Protocol and ISA Standard">IEEE 1284 Extended Capabilities Port Protocol and ISA Standard</a>, Rev. 1.14, July 14, 1993. This document is available from Microsoft.

<sup>(1) =</sup> Compatible Mode (3) = High Speed Mode

# IBM XT/AT COMPATIBLE, BI-DIRECTIONAL AND EPP MODES

# DATA PORT ADDRESS OFFSET = 00H

The Data Port is located at an offset of '00H' from the base address. The data register is cleared at initialization by RESET. During a WRITE operation, the Data Register latches the contents of the data bus with the rising edge of the nIOW input. The contents of this register are buffered (non inverting) and output onto the PD0 - PD7 ports. During a READ operation in SPP mode, PD0 - PD7 ports are buffered (not latched) and output to the host CPU.

# STATUS PORT ADDRESS OFFSET = 01H

The Status Port is located at an offset of '01H' from the base address. The contents of this register are latched for the duration of an nIOR read cycle. The bits of the Status Port are defined as follows:

## BIT 0 TMOUT - TIME OUT

This bit is valid in EPP mode only and indicates that a 10 usec time out has occurred on the EPP bus. A logic O means that no time out error has occurred; a logic 1 means that a time out error has been detected. This bit is cleared by a RESET. Writing a one to this bit clears the time out status bit. On a write, this bit is self clearing and does not require a write of a zero. Writing a zero to this bit has no effect.

**BITS 1, 2** - are not implemented as register bits, during a read of the Printer Status Register these bits are a low level.

## BIT 3 nERR - nERROR

The level on the nERROR input is read by the CPU as bit 3 of the Printer Status Register. A logic 0 means an error has been detected; a logic 1 means no error has been detected.

# **BIT 4 SLCT - PRINTER SELECTED STATUS**

The level on the SLCT input is read by the CPU as bit 4 of the Printer Status Register. A logic 1 means the printer is on line; a logic 0 means it is not selected.

## BIT 5 PE - PAPER END

The level on the PE input is read by the CPU as bit 5 of the Printer Status Register. A logic 1 indicates a paper end; a logic 0 indicates the presence of paper.

## BIT 6 nACK - nACKNOWLEDGE

The level on the nACK input is read by the CPU as bit 6 of the Printer Status Register. A logic 0 means that the printer has received a character and can now accept another. A logic 1 means that it is still processing the last character or has not received the data.

#### BIT 7 nBUSY - nBUSY

The complement of the level on the BUSY input is read by the CPU as bit 7 of the Printer Status Register. A logic 0 in this bit means that the printer is busy and cannot accept a new character. A logic 1 means that it is ready to accept the next character.

## CONTROL PORT ADDRESS OFFSET = 02H

The Control Port is located at an offset of '02H' from the base address. The Control Register is initialized by the RESET input, bits 0 to 5 only being affected; bits 6 and 7 are hard wired low.

# **BIT 0 STROBE - STROBE**

This bit is inverted and output onto the nSTROBE output.

## **BIT 1 AUTOFD - AUTOFEED**

This bit is inverted and output onto the nAUTOFD output. A logic 1 causes the printer to generate a line feed after each line is printed. A logic 0 means no autofeed.

#### BIT 2 nINIT - nINITIATE OUTPUT

This bit is output onto the nINIT output without inversion.

#### **BIT 3 SLCTIN - PRINTER SELECT INPUT**

This bit is inverted and output onto the nSLCTIN output. A logic 1 on this bit selects the printer; a logic 0 means the printer is not selected.

## **BIT 4 IRQE - INTERRUPT REQUEST ENABLE**

The interrupt request enable bit when set to a high level may be used to enable interrupt requests from the Parallel Port to the CPU. An interrupt request is generated on the IRQ port by a positive going nACK input. When the IRQE bit is programmed low the IRQ is disabled.

# **BIT 5 PCD - PARALLEL CONTROL DIRECTION**

Parallel Control Direction is not valid in printer mode. In printer mode, the direction is always out regardless of the state of this bit. In bi-directional, EPP or ECP mode, a logic 0 means that the printer port is in output mode (write); a logic 1 means that the printer port is in input mode (read).

Bits 6 and 7 during a read are a low level, and cannot be written.

# EPP ADDRESS PORT ADDRESS OFFSET = 03H

The EPP Address Port is located at an offset of '03H' from the base address. The address register is cleared at initialization by RESET. During a WRITE operation, the contents of DB0-DB7 are buffered (non inverting) and output onto the PD0 - PD7 ports, the leading edge of nIOW causes an EPP ADDRESS WRITE cycle to be performed, the trailing edge of IOW latches the data for the duration of the EPP write cycle. During a READ operation, PD0 - PD7 ports are read, the leading edge of IOR causes an EPP ADDRESS READ cycle to be performed and the data output to the host CPU, the deassertion of ADDRSTB latches the PData for the duration of the IOR cycle. This register is only available in EPP mode.

# **EPP DATA PORT 0**

#### ADDRESS OFFSET = 04H

The EPP Data Port 0 is located at an offset of '04H' from the base address. The data register is cleared at initialization by RESET. During a WRITE operation, the contents of DB0-DB7 are buffered (non inverting) and output onto the PD0-PD7 ports, the leading edge of nIOW causes an EPP DATA WRITE cycle to be performed, the trailing edge of IOW latches the data for the duration of the EPP write cycle. During a READ operation, PD0 - PD7 ports are read, the leading edge of IOR causes an EPP READ cycle to be performed and the data output to the host CPU, the deassertion of DATASTB latches the PData for the duration of the IOR cycle. This register is only available in EPP mode.

# EPP DATA PORT 1 ADDRESS OFFSET = 05H

The EPP Data Port 1 is located at an offset of '05H' from the base address. Refer to EPP DATA PORT 0 for a description of operation. This register is only available in EPP mode.

# EPP DATA PORT 2 ADDRESS OFFSET = 06H

The EPP Data Port 2 is located at an offset of '06H' from the base address. Refer to EPP DATA PORT 0 for a description of operation. This register is only available in EPP mode.

# EPP DATA PORT 3 ADDRESS OFFSET = 07H

The EPP Data Port 3 is located at an offset of '07H' from the base address. Refer to EPP DATA PORT 0 for a description of operation. This register is only available in EPP mode.

# **EPP 1.9 OPERATION**

When the EPP mode is selected in the configuration register, the standard and bidirectional modes are also available. If no EPP Read, Write or Address cycle is currently executing, then the PDx bus is in the standard or bi-directional mode, and all output signals (STROBE, AUTOFD, INIT) are as set by the SPP Control Port and direction is controlled by PCD of the Control port.

In EPP mode, the system timing is closely coupled to the EPP timing. For this reason, a watchdog timer is required to prevent system lockup. The timer indicates if more than 10usec have elapsed from the start of the EPP cycle (nIOR or nIOW asserted) to nWAIT being deasserted (after command). If a time-out occurs, the current EPP cycle is aborted and the time-out condition is indicated in Status bit 0.

During an EPP cycle, if STROBE is active, it overrides the EPP write signal forcing the PDx bus to always be in a write mode and the nWRITE signal to always be asserted.

#### **Software Constraints**

Before an EPP cycle is executed, the software must ensure that the control register bit PCD is a logic "0" (ie a 04H or 05H should be written to the Control port). If the user leaves PCD as a logic "1", and attempts to perform an EPP write, the chip is unable to perform the write (because PCD is a logic "1") and will appear to perform an EPP read on the parallel bus, no error is indicated.

## EPP 1.9 Write

The timing for a write operation (address or data) is shown in timing diagram EPP Write Data or Address cycle. IOCHRDY is driven active low at the start of each EPP write and is released when it has been determined that the

write cycle can complete. The write cycle can complete under the following circumstances:

- If the EPP bus is not ready (nWAIT is active low) when nDATASTB or nADDRSTB goes active then the write can complete when nWAIT goes inactive high.
- If the EPP bus is ready (nWAIT is inactive high) then the chip must wait for it to go active low before changing the state of nDATASTB, nWRITE or nADDRSTB. The write can complete once nWAIT is determined inactive.

## Write Sequence of operation

- The host selects an EPP register, places data on the SData bus and drives nIOW active.
- The chip drives IOCHRDY inactive (low).
- If WAIT is not asserted, the chip must wait until WAIT is asserted.
- 4. The chip places address or data on PData bus, clears PDIR, and asserts nWRITE.
- Chip asserts nDATASTB or nADDRSTRB indicating that PData bus contains valid information, and the WRITE signal is valid.
- Peripheral deasserts nWAIT, indicating that any setup requirements have been satisfied and the chip may begin the termination phase of the cycle.
- 7. a) The chip deasserts nDATASTB or nADDRSTRB, this marks the beginning of the termination phase. If it has not already done so, the peripheral should latch the information byte now.
  - b) The chip latches the data from the SData bus for the PData bus and asserts (releases) IOCHRDY allowing the host to complete the write cycle.
- 8. Peripheral asserts nWAIT, indicating to the host that any hold time requirements have been satisfied and acknowledging the termination of the cycle.
- 9. Chip may modify nWRITE and nPDATA in preparation for the next cycle.

#### EPP 1.9 Read

The timing for a read operation (data) is shown in timing diagram EPP Read Data cycle. IOCHRDY is driven active low at the start of each EPP read and is released when it has been determined that the read cycle can complete. The read cycle can complete under the following circumstances:

- If the EPP bus is not ready (nWAIT is active low) when nDATASTB goes active then the read can complete when nWAIT goes inactive high.
- If the EPP bus is ready (nWAIT is inactive high) then the chip must wait for it to go active low before changing the state of WRITE or before nDATASTB goes active. The read can complete once nWAIT is determined inactive.

# Read Sequence of Operation

- The host selects an EPP register and drives nIOR active.
- 2. The chip drives IOCHRDY inactive (low).
- If WAIT is not asserted, the chip must wait until WAIT is asserted.
- The chip tri-states the PData bus and deasserts nWRITE.
- Chip asserts nDATASTB or nADDRSTRB indicating that PData bus is tri-stated, PDIR is set and the nWRITE signal is valid.
- 6. Peripheral drives PData bus valid.
- Peripheral deasserts nWAIT, indicating that PData is valid and the chip may begin the termination phase of the cycle.
- a) The chip latches the data from the PData bus for the SData bus and deasserts nDATASTB or nADDRSTRB. This marks the beginning of the termination phase.
  - b) The chip drives the valid data onto the SData bus and asserts (releases) IOCHRDY allowing the host to complete the read cycle.
- Peripheral tri-states the PData bus and asserts nWAIT, indicating to the host that the PData bus is tri-stated.
- Chip may modify nWRITE, PDIR and nPDATA in preparation for the next cycle.

#### **EPP 1.7 OPERATION**

When the EPP 1.7 mode is selected in the configuration register, the standard and bi-directional modes are also available. If no EPP Read, Write or Address cycle is currently executing, then the PDx bus is in the standard or bi-directional mode, and all output signals (STROBE, AUTOFD, INIT) are as set by the SPP Control Port and direction is controlled by PCD of the Control port.

In EPP mode, the system timing is closely coupled to the EPP timing. For this reason, a watchdog timer is required to prevent system lockup. The timer indicates if more than 10usec have elapsed from the start of the EPP cycle (nIOR or nIOW asserted) to the end of the cycle nIOR or nIOW deasserted). If a time-out occurs, the current EPP cycle is aborted and the time-out condition is indicated in Status bit 0.

## **Software Constraints**

Before an EPP cycle is executed, the software must ensure that the control register bits D0, D1 and D3 are set to zero. Also, bit D5 (PCD) is a logic "0" for an EPP write or a logic "1" for and EPP read.

## **EPP 1.7 Write**

The timing for a write operation (address or data) is shown in timing diagram EPP 1.7 Write Data or Address cycle. IOCHRDY is driven active low when nWAIT is active low during the EPP cycle. This can be used to extend the cycle time. The write cycle can complete when nWAIT is inactive high.

## Write Sequence of Operation

- 1. The host sets PDIR bit in the control register to a logic "0". This asserts nWRITE.
- The host selects an EPP register, places data on the SData bus and drives nIOW active.
- The chip places address or data on PData bus.
- Chip asserts nDATASTB or nADDRSTRB indicating that PData bus contains valid information, and the WRITE signal is valid.
- If nWAIT is asserted, IOCHRDY is deasserted until the peripheral deasserts nWAIT or a time-out occurs.
- When the host deasserts nIOW the chip deasserts nDATASTB or nADDRSTRB and latches the data from the SData bus for the PData bus.
- 7. Chip may modify nWRITE, PDIR and nPDATA in preparation of the next cycle.

#### EPP 1.7 Read

The timing for a read operation (data) is shown in timing diagram EPP 1.7 Read Data cycle.

IOCHRDY is driven active low when nWAIT is active low during the EPP cycle. This can be used to extend the cycle time. The read cycle can complete when nWAIT is inactive high.

# Read Sequence of Operation

- The host sets PDIR bit in the control register to a logic "1". This deasserts nWRITE and tristates the PData bus.
- The host selects an EPP register and drives nIOR active.
- Chip asserts nDATASTB or nADDRSTRB indicating that PData bus is tri-stated, PDIR is set and the nWRITE signal is valid.
- If nWAIT is asserted, IOCHRDY is deasserted until the peripheral deasserts nWAIT or a time-out occurs.
- 5. The Peripheral drives PData bus valid.
- The Peripheral deasserts nWAIT, indicating that PData is valid and the chip may begin the termination phase of the cycle.
- When the host deasserts nIOR the chip deasserts nDATASTB or nADDRSTRB.
- 8. Peripheral tri-states the PData bus.
- Chip may modify nWRITE, PDIR and nPDATA in preparation of the next cycle.

TABLE 39 - EPP PIN DESCRIPTIONS

EPP SIGNAL	EPP NAME	TYPE	EPP DESCRIPTION		
nWRITE	nWrite	0	This signal is active low. It denotes a write operation.		
PD<0:7>	Address/Data	I/O	Bi-directional EPP byte wide address and data bus.		
INTR	Interrupt	I	This signal is active high and positive edge triggered. (Pass through with no inversion, Same as SPP).		
WAIT	nWait	I	This signal is active low. It is driven inactive as a positive acknowledgement from the device that the transfer of data is completed. It is driven active as an indication that the device is ready for the next transfer.		
DATASTB	nData Strobe	0	This signal is active low. It is used to denote data read or write operation.		
RESET	nReset	0	This signal is active low. When driven active, the EPP device is reset to its initial operational mode.		
ADDRSTB	nAddress Strobe	0	This signal is active low. It is used to denote address read or write operation.		
PE	Paper End	I	Same as SPP mode.		
SLCT	Printer Selected Status	I	Same as SPP mode.		
nERR	Error	I	Same as SPP mode.		
PDIR	Parallel Port Direction	0	This output shows the direction of the data transfer on the parallel port bus. A low means an output/write condition and a high means an input/read condition. This signal is normally a low (output/write) unless PCD of the control register is set or if an EPP read cycle is in progress.		

Note 1: SPP and EPP can use 1 common register.

Note 2: nWrite is the only EPP output that can be over-ridden by SPP control port during an EPP cycle.

For correct EPP read cycles, PCD is required to be a low.

## **EXTENDED CAPABILITIES PARALLEL PORT**

ECP provides a number of advantages, some of which are listed below. The individual features are explained in greater detail in the remainder of this section.

- High performance half-duplex forward and reverse channel
- Interlocked handshake, for fast reliable transfer
- Optional single byte RLE compression for improved throughput (64:1)
- Channel addressing for low-cost peripherals
- Maintains link and data layer separation
- Permits the use of active output drivers
- Permits the use of adaptive signal timing
- Peer-to-peer capability

# Vocabulary

The following terms are used in this document:

assert: When a signal asserts it transitions to a "true" state, when a signal deasserts it

transitions to a "false" state.

forward: Host to Peripheral communication. reverse: Peripheral to Host communication

Pword: A port word; equal in size to the width of the ISA interface. For this implementation, PWord is always 8 bits.

- 1 A high level.
- 0 A low level.

These terms may be considered synonymous:

- PeriphClk, nAck
- HostAck, nAutoFd
- PeriphAck, Busy
- nPeriphRequest, nFault
- nReverseRequest, nInit
- nAckReverse, PError
- Xflag, Select
- ECPMode, nSelectin
- HostClk, nStrobe

Reference Document: <u>IEEE 1284 Extended</u>
<u>Capabilities Port Protocol and ISA Interface</u>
<u>Standard</u>, Rev 1.14, July 14, 1993. This document is available from Microsoft.

The bit map of the Extended Parallel Port registers is:

	D7	D6	D5	D4	D3	D2	D1	D0	Note
data	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0	
ecpAFifo	Addr/RLE	Addr/RLE Address or RLE field						2	
dsr	nBusy	nAck	nAck PError Select nFault 0 0 0					1	
dcr	0	0	Direction	ackIntEn	SelectIn	nlnit	autofd	strobe	1
cFifo		Parallel Port Data FIFO						2	
ecpDFifo		ECP Data FIFO						2	
tFifo		Test FIFO					2		
cnfgA	0	0 0 1 0 0 0							
cnfgB	compress	intrValue Parallel Port IRQ Parallel Port DMA							
ecr		MODE		nErrIntrEn	dmaEn	serviceIntr	full	empty	

Note 1: These registers are available in all modes.

Note 2: All FIFOs use one common 16 byte FIFO.

Note 3: The ECP Parallel Port Config Reg B reflects the IRQ and DRQ selected by the Configuration Registers.

# ISA IMPLEMENTATION STANDARD

This specification describes the standard ISA interface to the Extended Capabilities Port (ECP).

All ISA devices supporting ECP must meet the requirements contained in this section or the port will not be supported by Microsoft. For a description of the ECP Protocol, please refer to the IEEE 1284 Extended Capabilities Port Protocol and ISA Interface Standard, Rev. 1.14, July 14, 1993. This document is available from Microsoft.

## Description

The port is software and hardware compatible with existing parallel ports so that it may be used as a standard LPT port if ECP is not required. The port is designed to be simple and requires a small number of gates to implement. It does not do any "protocol" negotiation, rather it provides an automatic high burst-bandwidth channel that supports DMA for ECP in both the forward and reverse directions.

Small FIFOs are employed in both forward and reverse directions to smooth data flow and improve the maximum bandwidth requirement. The size of the FIFO is 16 bytes deep. The port supports an automatic handshake for the standard parallel port to improve compatibility mode transfer speed.

The port also supports run length encoded (RLE) decompression (required) in hardware. Compression is accomplished by counting identical bytes and transmitting an RLE byte that indicates how many times the next byte is to be repeated. Decompression simply intercepts the RLE byte and repeats the following byte the specified number of times. Hardware support for compression is optional.

**TABLE 40 - ECP PIN DESCRIPTIONS** 

NAME	TYPE	DESCRIPTION				
nStrobe	0	During write operations nStrobe registers data or address into the slave on the asserting edge (handshakes with Busy).				
PData 7:0	I/O	Contains address or data or RLE data.				
nAck	I	Indicates valid data driven by the peripheral when asserted. This signal handshakes with nAutoFd in reverse.				
PeriphAck (Busy)	ı	This signal deasserts to indicate that the peripheral can accept data. This signal handshakes with nStrobe in the forward direction. In the reverse direction this signal indicates whether the data lines contain ECP comman information or data. The peripheral uses this signal to flow control in the forward direction. It is an "interlocked" handshake with nStrobe. PeriphActed also provides command information in the reverse direction.				
PError (nAckReverse)	I	Used to acknowledge a change in the direction the transfer (asserted = forward). The peripheral drives this signal low to acknowledge nReverseRequest. It is an "interlocked" handshake with nReverseRequest. The host relies upon nAckReverse to determine when it is permitted to drive the data bus.				
Select	I	Indicates printer on line.				
nAutoFd (HostAck)	0	Requests a byte of data from the peripheral when asserted, handshaking with nAck in the reverse direction. In the forward direction this signal indicates whether the data lines contain ECP address or data. The host drives this signal to flow control in the reverse direction. It is an "interlocked" handshake with nAck. HostAck also provides command information in the forward phase.				
nFault (nPeriphRequest)	ı	Generates an error interrupt when asserted. This signal provides a mechanism for peer-to-peer communication. This signal is valid only in the forward direction. During ECP Mode the peripheral is permitted (but not required) to drive this pin low to request a reverse transfer. The request is merely a "hint" to the host; the host has ultimate control over the transfer direction. This signal would be typically used to generate an interrupt to the host CPU.				
nInit	0	Sets the transfer direction (asserted = reverse, deasserted = forward). This pin is driven low to place the channel in the reverse direction. The peripheral is only allowed to drive the bi-directional data bus while in ECP Mode and HostAck is low and nSelectIn is high.				
nSelectIn	0	Always deasserted in ECP mode.				

# **Register Definitions**

The register definitions are based on the standard IBM addresses for LPT. All of the standard printer ports are supported. The additional registers attach to an upper bit decode of the standard LPT port definition to avoid conflict with standard ISA

devices. The port is equivalent to a generic parallel port interface and may be operated in that mode. The port registers vary depending on the mode field in the ecr. The table below lists these dependencies. Operation of the devices in modes other that those specified is undefined.

**TABLE 41 - ECP REGISTER DEFINITIONS** 

NAME	ADDRESS (Note 1)	ECP MODES	FUNCTION
data	+000h R/W	000-001	Data Register
ecpAFifo	+000h R/W	011 ECP FIFO (Address)	
dsr	+001h R/W	All	Status Register
dcr	+002h R/W	All	Control Register
cFifo	+400h R/W	010	Parallel Port Data FIFO
ecpDFifo	+400h R/W	011	ECP FIFO (DATA)
tFifo	+400h R/W	110	Test FIFO
cnfgA	+400h R	111	Configuration Register A
cnfgB	+401h R/W	111 Configuration Register B	
ecr	+402h R/W	All	Extended Control Register

Note 1: These addresses are added to the parallel port base address as selected by configuration register or jumpers.

Note 2: All addresses are qualified with AEN. Refer to the AEN pin definition.

**TABLE 42 - MODE DESCRIPTIONS** 

MODE	DESCRIPTION*		
000	SPP mode		
001	PS/2 Parallel Port mode		
010	Parallel Port Data FIFO mode		
011	ECP Parallel Port mode		
100	EPP mode (If this option is enabled in the configuration registers)		
101	Reserved		
110	Test mode		
111	Configuration mode		

<sup>\*</sup>Refer to ECR Register Description

# DATA and ecpAFifo PORT ADDRESS OFFSET = 00H

Modes 000 and 001 (Data Port)

The Data Port is located at an offset of '00H' from the base address. The data register is cleared at initialization by RESET. During a WRITE operation, the Data Register latches the contents of the data bus on the rising edge of the nIOW input. The contents of this register are buffered (non inverting) and output onto the PD0 - PD7 ports. During a READ operation, PD0 - PD7 ports are read and output to the host CPU.

# Mode 011 (ECP FIFO - Address/RLE)

A data byte written to this address is placed in the FIFO and tagged as an ECP Address/RLE. The hardware at the ECP port transmits this byte to the peripheral automatically. The operation of this register is ony defined for the forward direction (direction is 0). Refer to the ECP Parallel Port Forward Timing Diagram, located in the Timing Diagrams section of this data sheet.

# DEVICE STATUS REGISTER (dsr) ADDRESS OFFSET = 01H

The Status Port is located at an offset of '01H' from the base address. Bits 0 - 2 are not implemented as register bits, during a read of the Printer Status Register these bits are a low level. The bits of the Status Port are defined as follows:

# BIT 3 nFault

The level on the nFault input is read by the CPU as bit 3 of the Device Status Register.

# BIT 4 Select

The level on the Select input is read by the CPU as bit 4 of the Device Status Register.

# BIT 5 PError

The level on the PError input is read by the CPU as bit 5 of the Device Status Register. Printer Status Register.

# BIT 6 nAck

The level on the nAck input is read by the CPU as bit 6 of the Device Status Register.

# BIT 7 nBusy

The complement of the level on the BUSY input is read by the CPU as bit 7 of the Device Status Register.

# DEVICE CONTROL REGISTER (dcr) ADDRESS OFFSET = 02H

The Control Register is located at an offset of '02H' from the base address. The Control Register is initialized to zero by the RESET input, bits 0 to 5 only being affected; bits 6 and 7 are hard wired low.

## BIT 0 STROBE - STROBE

This bit is inverted and output onto the nSTROBE output.

# **BIT 1 AUTOFD - AUTOFEED**

This bit is inverted and output onto the nAUTOFD output. A logic 1 causes the printer to generate a line feed after each line is printed. A logic 0 means no autofeed.

# BIT 2 nINIT - nINITIATE OUTPUT

This bit is output onto the nINIT output without inversion.

## **BIT 3 SELECTIN**

This bit is inverted and output onto the nSLCTIN output. A logic 1 on this bit selects the printer; a logic 0 means the printer is not selected.

# BIT 4 ackintEn - INTERRUPT REQUEST ENABLE

The interrupt request enable bit when set to a high level may be used to enable interrupt requests from the Parallel Port to the CPU due to a low to high transition on the nACK input. Refer to the description of the interrupt under Operation, Interrupts.

# **BIT 5 DIRECTION**

If mode=000 or mode=010, this bit has no effect and the direction is always out regardless of the state of this bit. In all other modes, Direction is valid and a logic 0 means that the printer port is in output mode (write); a logic 1 means that the printer port is in input mode (read).

BITS 6 and 7 during a read are a low level, and cannot be written.

# cFifo (Parallel Port Data FIFO) ADDRESS OFFSET = 400h

Mode = 010

Bytes written or DMAed from the system to this FIFO are transmitted by a hardware handshake to the peripheral using the standard parallel port protocol. Transfers to the FIFO are byte aligned. This mode is only defined for the forward direction.

# ecpDFifo (ECP Data FIFO) ADDRESS OFFSET = 400H

Mode = 011

Bytes written or DMAed from the system to this FIFO, when the direction bit is 0, are transmitted by a hardware handshake to the peripheral using the ECP parallel port protocol. Transfers to the FIFO are byte aligned.

Data bytes from the peripheral are read under automatic hardware handshake from ECP into this FIFO when the direction bit is 1. Reads or DMAs from the FIFO will return bytes of ECP data to the system.

# tFifo (Test FIFO Mode) ADDRESS OFFSET = 400H

Mode = 110

Data bytes may be read, written or DMAed to or from the system to this FIFO in any direction. Data in the tFIFO will not be transmitted to the to the parallel port lines using a hardware protocol handshake. However, data in the tFIFO may be displayed on the parallel port data lines.

The tFIFO will not stall when overwritten or underrun. If an attempt is made to write data to a full tFIFO, the new data is not accepted into the tFIFO. If an attempt is made to read data from an empty tFIFO, the last data byte is re-read again. The full and empty bits must always keep track of the correct FIFO state. The tFIFO will transfer data at the maximum ISA rate so that software may generate performance metrics.

The FIFO size and interrupt threshold can be determined by writing bytes to the FIFO and checking the full and serviceIntr bits.

The writeIntrThreshold can be determined by starting with a full tFIFO, setting the direction bit to

0 and emptying it a byte at a time until serviceIntr is set. This may generate a spurious interrupt, but will indicate that the threshold has been reached.

The readIntrThreshold can be determined by setting the direction bit to 1 and filling the empty tFIFO a byte at a time until serviceIntr is set. This may generate a spurious interrupt, but will indicate that the threshold has been reached.

Data bytes are always read from the head of tFIFO regardless of the value of the direction bit. For example if 44h, 33h, 22h is written to the FIFO, then reading the tFIFO will return 44h, 33h, 22h in the same order as was written.

# cnfgA (Configuration Register A) ADDRESS OFFSET = 400H

Mode = 111

This register is a read only register. When read, 10H is returned. This indicates to the system that this is an 8-bit implementation. (PWord = 1 byte)

## cnfgB (Configuration Register B) ADDRESS OFFSET = 401H

Mode = 111

## **BIT 7 compress**

This bit is read only. During a read it is a low level. This means that this chip does not support hardware RLE compression. It does support hardware de-compression!

# BIT 6 intrValue

Returns the value on the ISA IRq line to determine possible conflicts.

BITS [5:3] Parallel Port IRQ (read-only)

Refer to Table 39B.

BITS [2:0] Parallel Port DMA (read-only)

Refer to Table 39C.

# ecr (Extended Control Register) ADDRESS OFFSET = 402H

Mode = all

This register controls the extended ECP parallel port functions.

# **BITS 7,6,5**

These bits are Read/Write and select the Mode.

## BIT 4 nErrIntrEn

Read/Write (Valid only in ECP Mode)

- 1: Disables the interrupt generated on the asserting edge of nFault.
- 0: Enables an interrupt pulse on the high to low edge of nFault. Note that an interrupt will be generated if nFault is asserted (interrupting) and this bit is written from a 1 to a 0. This prevents interrupts from being lost in the time between the read of the ecr and the write of the ecr.

### BIT 3 dmaEn

Read/Write

- 1: Enables DMA (DMA starts when serviceIntr is 0).
- 0: Disables DMA unconditionally.

## **BIT 2 serviceIntr**

Read/Write

- 1: Disables DMA and all of the service interrupts.
- 0: Enables one of the following 3 cases of interrupts. Once one of the 3 service interrupts has occurred serviceIntr bit shall be set to a 1 by hardware. It must be reset to 0 to

re-enable the interrupts. Writing this bit to a 1 will not cause an interrupt.

#### case dmaEn=1:

During DMA (this bit is set to a 1 when terminal count is reached).

## case dmaEn=0 direction=0:

This bit shall be set to 1 whenever there are writeIntrThreshold or more bytes free in the FIFO.

## case dmaEn=0 direction=1:

This bit shall be set to 1 whenever there are readIntrThreshold or more valid bytes to be read from the FIFO.

# BIT 1 full

Read only

- 1: The FIFO cannot accept another byte or the FIFO is completely full.
- 0: The FIFO has at least 1 free byte.

## BIT 0 empty

Read only

- 1: The FIFO is completely empty.
- 0: The FIFO contains at least 1 byte of data.

# TABLE 43 - EXTENDED CONTROL REGISTER

R/W	MODE
000:	Standard Parallel Port Mode . In this mode the FIFO is reset and common collector drivers are used on the control lines (nStrobe, nAutoFd, nInit and nSelectIn). Setting the direction bit will not tri-state the output drivers in this mode.
001:	PS/2 Parallel Port Mode. Same as above except that direction may be used to tri-state the data lines and reading the data register returns the value on the data lines and not the value in the data register. All drivers have active pull-ups (push-pull).
010:	Parallel Port FIFO Mode. This is the same as 000 except that bytes are written or DMAed to the FIFO. FIFO data is automatically transmitted using the standard parallel port protocol. Note that this mode is only useful when direction is 0. All drivers have active pull-ups (push-pull).
011:	ECP Parallel Port Mode. In the forward direction (direction is 0) bytes placed into the ecpDFifo and bytes written to the ecpAFifo are placed in a single FIFO and transmitted automatically to the peripheral using ECP Protocol. In the reverse direction (direction is 1) bytes are moved from the ECP parallel port and packed into bytes in the ecpDFifo. All drivers have active pull-ups (push-pull).
100:	Selects EPP Mode: In this mode, EPP is selected if the EPP supported option is selected in configuration register L3-CRF0. All drivers have active pull-ups (push-pull).
101:	Reserved
110:	Test Mode. In this mode the FIFO may be written and read, but the data will not be transmitted on the parallel port. All drivers have active pull-ups (push-pull).
111:	Configuration Mode. In this mode the confgA, confgB registers are accessible at 0x400 and 0x401. All drivers have active pull-ups (push-pull).

Table 43B

IRQ SELECTED	CONFIG REG B BITS 5:3
15	110
14	101
11	100
10	011
9	010
7	001
5	111
All Others	000

Table 43C

DMA SELECTED	CONFIG REG B BITS 2:0
3	011
2	010
1	001
All Others	000

## **OPERATION**

# Mode Switching/Software Control

Software will execute P1284 negotiation and all operation prior to a data transfer phase under programmed I/O control (mode 000 or 001). Hardware provides an automatic control line handshake, moving data between the FIFO and the ECP port only in the data transfer phase (modes 011 or 010).

Setting the mode to 011 or 010 will cause the hardware to initiate data transfer.

If the port is in mode 000 or 001 it may switch to any other mode. If the port is not in mode 000 or 001 it can only be switched into mode 000 or 001. The direction can only be changed in mode 001.

Once in an extended forward mode the software should wait for the FIFO to be empty before switching back to mode 000 or 001. In this case all control signals will be deasserted before the mode switch. In an ecp reverse mode the software waits for all the data to be read from the FIFO before changing back to mode 000 or 001. Since the automatic hardware ecp reverse handshake only cares about the state of the FIFO it may have acquired extra data which will be discarded. It may in fact be in the middle of a transfer when the mode is changed back to 000 or 001. In this case the port will deassert nAutoFd independent of the state of the transfer. The design shall not cause glitches on the handshake signals if the software meets the constraints above.

# **ECP Operation**

Prior to ECP operation the Host must negotiate on the parallel port to determine if the peripheral supports the ECP protocol. This is a somewhat complex negotiation carried out under program control in mode 000.

After negotiation, it is necessary to initialize some of the port bits. The following are required:

• Set Direction = 0, enabling the drivers.

- Set strobe = 0, causing the nStrobe signal to default to the deasserted state.
- Set autoFd = 0, causing the nAutoFd signal to default to the deasserted state.
- Set mode = 011 (ECP Mode)

ECP address/RLE bytes or data bytes may be sent automatically by writing the ecpAFifo or ecpDFifo respectively.

Note that all FIFO data transfers are byte wide and byte aligned. Address/RLE transfers are byte-wide and only allowed in the forward direction.

The host may switch directions by first switching to mode = 001, negotiating for the forward or reverse channel, setting direction to 1 or 0, then setting mode = 011. When direction is 1 the hardware shall handshake for each ECP read data byte and attempt to fill the FIFO. Bytes may then be read from the ecpDFifo as long as it is not empty.

ECP transfers may also be accomplished (albeit slowly) by handshaking individual bytes under program control in mode = 001, or 000.

## **Termination from ECP Mode**

Termination from ECP Mode is similar to the termination from Nibble/Byte Modes. The host is permitted to terminate from ECP Mode only in specific well-defined states. The termination can only be executed while the bus is in the forward direction. To terminate while the channel is in the reverse direction, it must first be transitioned into the forward direction.

#### Command/Data

ECP Mode supports two advanced features to improve the effectiveness of the protocol for some applications. The features are implemented by allowing the transfer of normal 8 bit data or 8 bit commands.

When in the forward direction, normal data is transferred when HostAck is high and an 8 bit command is transferred when HostAck is low.

The most significant bit of the command indicates whether it is a run-length count (for compression) or a channel address.

When in the reverse direction, normal data is transferred when PeriphAck is high and an 8 bit command is transferred when PeriphAck is low. The most significant bit of the command is always zero. Reverse channel addresses are seldom used and may not be supported in hardware.

TABLE 44 -Forward Channel Commands (HostAck Low) Reverse Channel Commands (PeripAck Low)

D7	D[6:0]	
0	Run-Length Count (0-127) 0011 0X00 only)	(mode
1	Channel Address (0-127)	

## **Data Compression**

The ECP port supports run length encoded (RLE) decompression in hardware and can transfer compressed data to a peripheral. Run length encoded (RLE) compression in hardware is not supported. To transfer compressed data in ECP mode, the compression count is written to the ecpAFifo and the data byte is written to the ecpDFifo.

Compression is accomplished by counting identical bytes and transmitting an RLE byte that indicates how many times the next byte is to be repeated. Decompression simply intercepts the RLE byte and repeats the following byte the specified number of times. When a run-length count is received from a peripheral, the

subsequent data byte is replicated the specified number of times. A run-length count of zero specifies that only one byte of data is represented by the next data byte, whereas a run-length count of 127 indicates that the next byte should be expanded to 128 bytes. To prevent data expansion, however, run-length counts of zero should be avoided.

#### Pin Definition

The drivers for nStrobe, nAutoFd, nInit and nSelectIn are open-collector in mode 000 and are push-pull in all other modes.

## **ISA Connections**

The interface can never stall causing the host to hang. The width of data transfers is strictly controlled on an I/O address basis per this specification. All FIFO-DMA transfers are byte wide, byte aligned and end on a byte boundary. (The PWord value can be obtained by reading Configuration Register A, cnfgA, described in the next section). Single byte wide transfers are always possible with standard or PS/2 mode using program control of the control signals.

## Interrupts

The interrupts are enabled by serviceIntr in the ecr register.

serviceIntr = 1 Disables the DMA and all of the service interrupts.

serviceIntr = 0 Enables the selected interrupt condition. If the interrupting condition is valid, then the interrupt is generated immediately when this bit is changed from a 1 to a 0. This can occur during Programmed I/O if the number of bytes removed or added from/to the FIFO does not cross the threshold.

The interrupt generated is ISA friendly in that it must pulse the interrupt line low, allowing for interrupt sharing. After a brief pulse low following the interrupt event, the interrupt line is tri-stated so that other interrupts may assert.

An interrupt is generated when:

- For DMA transfers: When serviceIntr is 0, dmaEn is 1 and the DMA TC is received.
- 2. For Programmed I/O:
  - a. When serviceIntr is 0, dmaEn is 0, direction is 0 and there are writeIntrThreshold or more free bytes in the FIFO. Also, an interrupt is generated when serviceIntr is cleared to 0 whenever there are writeIntrThreshold or more free bytes in the FIFO.
  - b.(1) When serviceIntr is 0, dmaEn is 0, direction is 1 and there are readIntrThreshold or more bytes in the FIFO. Also, an interrupt is generated when serviceIntr is cleared to 0 whenever there are readIntrThreshold or more bytes in the FIFO.
- When nErrIntrEn is 0 and nFault transitions from high to low or when nErrIntrEn is set from 1 to 0 and nFault is asserted.
- 4. When ackIntEn is 1 and the nAck signal transitions from a low to a high.

# **FIFO Operation**

The FIFO threshold is set in the chip configuration registers. All data transfers to or from the parallel port can proceed in DMA or Programmed I/O (non-DMA) mode as indicated by the selected mode. The FIFO is used by selecting the Parallel Port FIFO mode or ECP Parallel Port Mode. (FIFO test mode will be addressed separately.) After a reset, the FIFO is disabled. Each data byte is transferred by a Programmed I/O cycle or PDRQ depending on the selection of DMA or Programmed I/O mode.

The following paragraphs detail the operation of the FIFO flow control. In these descriptions, <threshold> ranges from 1 to 16. The parameter

FIFOTHR, which the user programs, is one less and ranges from 0 to 15.

A low threshold value (i.e. 2) results in longer periods of time between service requests, but requires faster servicing of the request for both read and write cases. The host must be very responsive to the service request. This is the desired case for use with a "fast" system. A high value of threshold (i.e. 12) is used with a "sluggish" system by affording a long latency period after a service request, but results in more frequent service requests.

## **DMA TRANSFERS**

DMA transfers are always to or from the ecpDFifo. tFifo or CFifo. DMA utilizes the standard PC DMA services. To use the DMA transfers, the host first sets up the direction and state as in the programmed I/O case. Then it programs the DMA controller in the host with the desired count and memory address. Lastly it sets dmaEn to 1 and serviceIntr to 0. The ECP requests DMA transfers from the host by activating the PDRQ pin. The DMA will empty or fill the FIFO using the appropriate direction and mode. When the terminal count in the DMA controller is reached, an interrupt is generated and serviceIntr is asserted, disabling DMA. In order to prevent possible blocking of refresh requests dReg shall not be asserted for more than 32 DMA cycles in a row. The FIFO is enabled directly by asserting nPDACK and addresses need not be valid. PINTR is generated when a TC is received. PDRQ must not be asserted for more than 32 DMA cycles in a row. After the 32nd cycle, PDRQ must be kept unasserted until nPDACK is deasserted for a minimum of 350nsec. (Note: The only way to properly terminate DMA transfers is with a TC.)

DMA may be disabled in the middle of a transfer by first disabling the host DMA controller. Then setting serviceIntr to 1, followed by setting dmaEn to 0, and waiting for the FIFO to become empty or full. Restarting the DMA is accomplished by enabling DMA in the host, setting dmaEn to 1, followed by setting serviceIntr to 0.

# DMA Mode - Transfers from the FIFO to the Host

(Note: In the reverse mode, the peripheral may not continue to fill the FIFO if it runs out of data to transfer, even if the chip continues to request more data from the peripheral.)

The ECP activates the PDRQ pin whenever there is data in the FIFO. The DMA controller must respond to the request by reading data from the FIFO. The ECP will deactivate the PDRQ pin when the FIFO becomes empty or when the TC becomes true (qualified by nPDACK), indicating that no more data is required. PDRQ goes inactive after nPDACK goes active for the last byte of a data transfer (or on the active edge of nIOR, on the last byte, if no edge is present on nPDACK). If PDRQ goes inactive due to the FIFO going empty, then PDRQ is active again as soon as there is one byte in the FIFO. If PDRQ goes inactive due to the TC, then PDRQ is active again when there is one byte in the FIFO, and serviceIntr has been re-enabled. (Note: A data underrun may occur if PDRQ is not removed in time to prevent an unwanted cycle).

## Programmed I/O Mode or Non-DMA Mode

The ECP or parallel port FIFOs may also be operated using interrupt driven programmed I/O. Software can determine the writeIntrThreshold, readIntrThreshold, and FIFO depth by accessing the FIFO in Test Mode.

Programmed I/O transfers are to the ecpDFifo at 400H and ecpAFifo at 000H or from the ecpDFifo located at 400H, or to/from the tFifo at 400H. To use the programmed I/O transfers, the host first sets up the direction and state, sets dmaEn to 0 and serviceIntr to 0.

The ECP requests programmed I/O transfers from the host by activating the PINTR pin. The programmed I/O will empty or fill the FIFO using the appropriate direction and mode.

Note: A threshold of 16 is equivalent to a threshold of 15. These two cases are treated the same.

# Programmed I/O - Transfers from the FIFO to the Host

In the reverse direction an interrupt occurs when serviceIntr is 0 and readIntrThreshold bytes are available in the FIFO. If at this time the FIFO is full it can be emptied completely in a single burst, otherwise readIntrThreshold bytes may be read from the FIFO in a single burst.

readIntrThreshold =(16-<threshold>) data bytes in FIFO

An interrupt is generated when serviceIntr is 0 and the number of bytes in the FIFO is greater than or equal to (16-<threshold>). (If the threshold = 12, then the interrupt is set whenever there are 4-16 bytes in the FIFO). The PINT pin can be used for interrupt-driven systems. The host must respond to the request by reading data from the FIFO. This process is repeated until the last byte is transferred out of the FIFO. If at this time the FIFO is full, it can be completely emptied in a single burst, otherwise a minimum of (16-<threshold>) bytes may be read from the FIFO in a single burst.

# Programmed I/O - Transfers from the Host to the FIFO

In the forward direction an interrupt occurs when serviceIntr is 0 and there are writeIntrThreshold or more bytes free in the FIFO. At this time if the FIFO is empty it can be filled with a single burst before the empty bit needs to be re-read. Otherwise it may be filled with writeIntrThreshold bytes.

writeIntrThreshold = (16-<threshold>) free bytes in FIFO

An interrupt is generated when serviceIntr is 0 and the number of bytes in the FIFO is less than or equal to <threshold>. (If the threshold = 12, then the interrupt is set whenever there are 12 or less bytes of data in the FIFO.) The PINT pin can be used for interrupt-driven systems. The host must respond to the request by writing data to the FIFO. If at this time the FIFO is empty, it can be completely filled in a single burst, otherwise a minimum of (16-<threshold>) bytes may be written to the FIFO in a single burst. This process is repeated until the last byte is transferred into the FIFO.

## PARALLEL PORT FLOPPY DISK CONTROLLER

The Floppy Disk Control signals are available optionally on the parallel port pins. When this mode is selected, the parallel port is not available. There are two modes of operation, PPFD1 and PPFD2. These modes can be selected in the Parallel Port Mode Register, as defined in the Parallel Port Mode Register, Logical Device 3, at 0xF1. PPFD1 has only drive 1 on the parallel port pins; PPFD2 has drive 0 and 1 on the parallel port pins.

When the PPFDC is selected the following pins are set as follows:

- 1. nPDACK: high-Z
- PDRQ: not ECP = high-Z, ECP & dmaEn = 0, ECP & not dmaEn = high-Z
- 3. PINTR: not active, this is hi-Z or Low depending on settings.

Note: nPDACK, PDRQ and PINTR refer to the nDACK, DRQ and IRQ chosen for the parallel port.

The following parallel port pins are read as follows by a read of the parallel port register:

 Data Register (read) = last Data Register (write)

- Control Register read as "cable not connected" STROBE, AUTOFD and SLC = 0 and nINIT =1
- 3. Status Register reads: nBUSY = 0, PE = 0, SLCT = 0, nACK = 1, nERR = 1

The following FDC pins are all in the high impedence state when the PPFDC is actually selected by the drive select register:

- nWDATA, DENSEL, nHDSEL, nWGATE, nDIR, nSTEP, nDS1, nDS0, nMTR0, nMTR1.
- If PPFDx is selected, then the parallel port can not be used as a parallel port until "Normal" mode is selected.

The FDC signals are muxed onto the Parallel Port pins as shown in Table 42.

For ACPI compliance the FDD pins that are multiplexed onto the Parallel Port function independently of the state of the Parallel Port controller. For example, if the FDC is enabled onto the Parallel Port the multiplexed FDD interface functions normally regardless of the Parallel Port Power control, CR22.3. Table 41 illustrates this functionality.

**TABLE 45 - PARALLEL PORT FDD CONTROL** 

PARALLEL PORT POWER	PARALLEL PORT FDC CONTROL		PARALLEL PORT FDC STATE	PARALLEL PORT STATE
CR22.3	LD3:CRF1.1	LD3:CRF1.0		
1	0	0	OFF	ON
0	0	0	OFF	OFF
X	1	X	ON	OFF
	X	1	]	(NOTE1)

NOTE<sup>1</sup>: The Parallel Port Control register reads as "Cable Not Connected" when the Parallel Port FDC is enabled; i.e., STROBE = AUTOFD = SLC = 0 and nINIT = 1.

**TABLE 46 - FDC PARALLEL PORT PINS** 

SPP MODE	PIN DIRECTION	FDC MODE	PIN DIRECTION
nSTROBE	I/O	(nDS0)	I/(O) Note1
PD0	I/O	nINDEX	I
PD1	I/O	nTRK0	I
PD2	I/O	nWP	I
PD3	I/O	nRDATA	I
PD4	I/O	nDSKCHG	I
PD5	I/O	-	-
PD6	I/O	(nMTR0)	I/(O) Note1
PD7	I/O	-	-
nACK	I	nDS1	0
BUSY	I	nMTR1	0
PE	I	nWDATA	0
SLCT	I	nWGATE	0
nALF	I/O	DRVDEN0	0
nERROR	I	nHDSEL	0
nINIT	I/O	nDIR	0
nSLCTIN	I/O	nSTEP	0

Note 1: These pins are outputs in mode PPFD2, inputs in mode PPFD1.

Refer to Force Write Protect in the Floppy Disk Controller section for information on the Floppy disk Controller Force Write Protect function.

#### **POWER MANAGEMENT**

Power management capabilities are provided for the following logical devices: floppy disk, UART 1, UART 2 and the parallel port. For each logical device, two types of power management are provided; direct powerdown and auto powerdown.

# FDC POWER MANAGEMENT

Direct power management is controlled by CR22. Refer to CR22 for more information.

Auto Power Management is enabled by CR23-B0. When set, this bit allows FDC to enter powerdown when all of the following conditions have been met:

- 1. The motor enable pins of register 3F2H are inactive (zero).
- The part must be idle; MSR=80H and INT = 0 (INT may be high even if MSR = 80H due to polling interrupts).
- 3. The head unload timer must have expired.
- The Auto powerdown timer (10msec) must have timed out.

An internal timer is initiated as soon as the auto powerdown command is enabled. The part is then powered down when all the conditions are met.

Disabling the auto powerdown mode cancels the timer and holds the FDC block out of auto powerdown.

# **DSR From Powerdown**

If DSR powerdown is used when the part is in auto powerdown, the DSR powerdown will override the auto powerdown. However, when

the part is awakened from DSR powerdown, the auto powerdown will once again become effective.

#### **Wake Up From Auto Powerdown**

If the part enters the powerdown state through the auto powerdown mode, then the part can be awakened by reset or by appropriate access to certain registers.

If a hardware or software reset is used then the part will go through the normal reset sequence. If the access is through the selected registers, then the FDC resumes operation as though it was never in powerdown. Besides activating the RESET pin or one of the software reset bits in the DOR or DSR, the following register accesses will wake up the part:

- Enabling any one of the motor enable bits in the DOR register (reading the DOR does not awaken the part).
- 2. A read from the MSR register.
- 3. A read or write to the Data register.

Once awake, the FDC will reinitiate the auto powerdown timer for 10 ms. The part will powerdown again when all the powerdown conditions are satisfied.

#### **Register Behavior**

Table 44 illustrates the AT and PS/2 (including Model 30) configuration registers available and the type of access permitted. In order to maintain software transparency, access to all the registers must be maintained. As Table 44 shows, two sets of registers are distinguished based on whether their access results in the part remaining in powerdown state or exiting it.

Access to all other registers is possible without awakening the part. These registers can be accessed during powerdown without changing the status of the part. A read from these registers will reflect the true status as shown in the register description in the FDC description. A write to the part will result in the part retaining the data and subsequently reflecting it when the part awakens. Accessing the part during powerdown may cause an increase in the power consumption by the part. The part will revert back to its low power mode when the access has been completed.

#### Pin Behavior

This chip is specifically designed for systems in which power conservation is a primary concern. This makes the behavior of the pins during powerdown very important.

The pins can be divided into two major categories: system interface and floppy disk drive interface. The floppy disk drive pins are disabled so that no power will be drawn through the part as a result of any voltage applied to the pin within the part's power supply range. Most of the system interface pins are left active to monitor system accesses that may wake up the part.

#### **System Interface Pins**

Table 45 gives the state of the system interface pins in the powerdown state. Pins unaffected by the powerdown are labeled "Unchanged". Input pins are "Disabled" to prevent them from causing currents internal to the chip when they have indeterminate input values.

TABLE 47 - PC/AT AND PS/2 AVAILABLE REGISTERS

TABLE 41 TOTAL ARD TOTAL REGIOTERS				
	AVAILA	BLE REGISTERS		
BASE + ADDRESS	PC-AT	PS/2 (MODEL 30)	ACCESS PERMITTED	
Access	to these regis	sters DOES NOT wake	up the part	
00H		SRA	R	
01H		SRB	R	
02H	DOR (1)	DOR (1)	R/W	
03H				
04H	DSR (1)	DSR (1)	W	
06H				
07H	DIR	DIR	R	
07H	CCR	CCR	W	
Access to these registers wakes up the part				
04H	MSR	MSR	R	
05H	Data	Data	R/W	

Note 1: Writing to the DOR or DSR does not wake up the part, however, writing any of the motor enable bits or doing a software reset (via DOR or DSR reset bits) will wake up the part.

TABLE 48 - STATE OF SYSTEM PINS IN AUTO POWERDOWN

SYSTEM PINS	STATE IN AUTO POWERDOWN		
	INPUT PINS		
nIOR	Unchanged		
nIOW	Unchanged		
SA[0:9]	Unchanged		
SD[0:7]	Unchanged		
RESET_DRV	Unchanged		
DACKx	Unchanged		
TC	Unchanged		
OUTPUT PINS			
IRQx	Unchanged (low)		
SD[0:7]	Unchanged		
DRQx	Unchanged (low)		

# **FDD Interface Pins**

All pins in the FDD interface which can be connected directly to the floppy disk drive itself are either DISABLED or TRISTATED.

Pins used for local logic control or part programming are unaffected. Table 46 depicts the state of the floppy disk drive interface pins in the powerdown state.

TABLE 49 - STATE OF FLOPPY DISK DRIVE INTERFACE PINS IN POWERDOWN

FDD PINS	PINS STATE IN AUTO POWERDOWN	
INPUT PINS		
nRDATA	Input	
nWPROT	Input	
nTR0	Input	
nINDEX	Input	
nDSKCHG	Input	
	OUTPUT PINS	
nMTR0	Tristated	
nDS0	Tristated	
nDIR	Active	
nSTEP	Active	
nWDATA	Tristated	
nWGATE	Tristated	
nHDSEL	Active	
DRVDEN[0:1]	Active	

#### **UART POWER MANAGEMENT**

Direct power management is controlled by CR22. Refer to CR22 for more information.

Auto Power Management is enabled by CR23-B4 and B5. When set, these bits allow the following auto power management operations:

- The transmitter enters auto powerdown when the transmit buffer and shift register are empty.
- The receiver enters powerdown when the following conditions are all met:
  - A. Receive FIFO is empty
  - B. The receiver is waiting for a start bit.

Note: While in powerdown the Ring Indicator interrupt is still valid and transitions when the RI input changes.

#### **Exit Auto Powerdown**

The transmitter exits powerdown on a write to the XMIT buffer. The receiver exits auto powerdown when RXDx changes state.

#### PARALLEL PORT

Direct power management is controlled by CR22. Refer to CR22 for more information.

Auto Power Management is enabled by CR23-B3. When set, this bit allows the ECP or EPP logical parallel port blocks to be placed into powerdown when not being used.

The EPP logic is in powerdown under any of the following conditions:

- EPP is not enabled in the configuration registers.
- EPP is not selected through ecr while in ECP mode.

The ECP logic is in powerdown under any of the following conditions:

- ECP is not enabled in the configuration registers.
- 2 SPP, PS/2 Parallel port or EPP mode is selected through ecr while in ECP mode.

#### **Exit Auto Powerdown**

The parallel port logic can change powerdown modes when the ECP mode is changed through the ecr register or when the parallel port mode is changed through the configuration registers.

# **VBAT Support**

This chip requires a (TBD) MicroAmp battery supply ( $V_{BAT}$ ) to provide battery backed up registers. These registers retain the contents of the general purpose registers and wake-up event registers.

# **V<sub>TR</sub> Support**

The FDC37B72x requires a 25 mA trickle (standby) supply (V<sub>TR</sub>) to provide sleep current for the programmable wake-up events in the Soft Power Management logic, SCI, PME and SMI interfaces when V<sub>CC</sub> is removed. FDC37B72x is not intended to provide wake-up capabilities on standby power,  $V_{TR}$  can be connected to V<sub>CC</sub>. V<sub>TR</sub> powers the IR interface, the PME registers, the PME interface, the ACPI registers, the SCI interface, the GPIO logic, the GPIO configuration registers and other wakeup related configuration registers. The  $V_{TR}$  pin generates a V<sub>TR</sub> Power-on-Reset signal to initialize certain components. All wakeup event registers and related logic are battery backed-up to retain the configuration of the wakeup events upon a power loss (i.e.,  $V_{CC} = 0 \text{ V}$  and  $V_{TR} = 0$ V). These registers are reset on a V<sub>BAT</sub> POR. The following section lists the pins that are active under VTR power.

# **INTERNAL PWRGOOD**

An internal PWRGOOD logical control is included to minimize the effects of pin-state uncertainty in the host interface as  $V_{\rm cc}$  cycles on and off. When the internal PWRGOOD signal is "1"

(active),  $V_{cc}$  is > 4V, and the FDC37B72x host interface is active. When the internal PWRGOOD signal is "0" (inactive),  $V_{cc}$  is  $\leq$  4V, and the FDC37B72x host interface is inactive; that is, ISA bus reads and writes will not be decoded.

The FDC37B72x device pins KDAT, MDAT, IRRX, nRI1, nRI2, RXD1, RXD2, nRING, Button\_In and the GPIOs are part of the PME interface and remain active as inputs for wakeup when the internal PWRGOOD signal has gone inactive, provided  $V_{TR}$  is powered. In addition, the nPME/SCI, GP53/IRQ11 (SCI pin), nPowerOn and CLK32OUT pins remain active as outputs when the internal PWRGOOD is inactive and  $V_{TR}$  is powered. The internal PWRGOOD signal is also used to disable the IR Half Duplex Timeout.

Note: If  $V_{TR}$  is to be used for programmable wake-up events when  $V_{CC}$  is removed,  $V_{TR}$  must be at its full minimum potential at least 10  $\mu s$  before  $V_{cc}$  begins a power-on cycle. When  $V_{TR}$  and  $V_{cc}$  are fully powered, the potential difference between the two supplies must not exceed 500mV.

# 32.768 kHz STANDBY CLOCK OUTPUT

The FDC37B72x provides a 32.768 kHz trickle clock output pin. This output is active as long as  $V_{TR}$  is present.

# **OSCILLATOR**

Crystal Oscillator input. A 32.768kHz crystal connected externally on the XTAL1 and XTAL2 pins generates the 32.768kHz input clock. Maximum clock frequency is 32.768kHz. This oscillator is also used as an internal clock source for functions within the FDC37B72x.

There is a bit in the Ring Filter Select Register that can be used to select the load capacitance of the crystal to ensure accurate time keeping. This bit is defined as follows: Bit 6 - XTAL\_CAP. This bit is used to specify the 32kHz XTAL load capacitance (12pF vs. 6pF): 0=12pF (Default), 1=6pF.


# **SERIAL IRQ**

The FDC37B72x supports serial interrupts to transmit interrupt information to the host system. The serial interrupt scheme adheres to the Serial IRQ Specification for PCI Systems, Version 6.0.

# **Timing Diagrams For IRQSER Cycle**


PCICLK = 33Mhz\_IN pin IRQSER = SIRQ pin

# A) Start Frame timing with source sampled a low pulse on IRQ1



1) Start Frame pulse can be 4-8 clocks wide.

B) Stop Frame Timing with Host using 17 IRQSER sampling period



- 1) Stop pulse is 2 clocks wide for Quiet mode, 3 clocks wide for Continuous mode.
- 2) There may be none, one or more Idle states during the Stop Frame.
- 3) The next IRQSER cycle's Start Frame pulse <u>may</u> or may not start immediately after the turn-around clock of the Stop Frame.

# **IRQSER Cycle Control**

There are two modes of operation for the IRQSER Start Frame.

1) Quiet (Active) Mode: Any device may initiate a Start Frame by driving the IRQSER low for one clock, while the IRQSER is Idle. After driving low for one clock the IRQSER must immediately be tri-stated without at any time driving high. A Start Frame may not be initiated while the IRQSER is Active. The IRQSER is Idle between Stop and Start Frames. The IRQSER is Active between Start and Stop Frames. This mode of operation allows the IRQSER to be Idle when there are no IRQ/Data transitions which should be most of the time.

Once a Start Frame has been initiated the Host Controller will take over driving the IRQSER low in the next clock and will continue driving the IRQSER low for a programmable period of three to seven clocks.

This makes a total low pulse width of four to eight clocks. Finally, the Host Controller will drive the IRQSER back high for one clock, then tri-state.

Any IRQSER Device (i.e., The FDC37B72x) which detects any transition on an IRQ/Data line for which it is responsible must initiate a Start Frame in order to update the Host Controller unless the IRQSER is already in an IRQSER Cycle and the IRQ/Data transition can be delivered in that IRQSER Cycle.

2) Continuous (Idle) Mode: Only the Host controller can initiate a Start Frame to update IRQ/Data line information. All other IRQSER agents become passive and may not initiate a Start Frame. IRQSER will be driven low for four to eight clocks by Host Controller. This mode has two functions. It can be used to stop or idle the IRQSER or the Host Controller can operate IRQSER in a continuous mode by initiating a Start Frame at the end of every Stop Frame.

An IRQSER mode transition can only occur during the Stop Frame. Upon reset, IRQSER bus is defaulted to Continuous mode,

therefore only the Host controller can initiate the first Start Frame. Slaves must continuously sample the Stop Frames pulse width to determine the next IRQSER Cycle's mode.

#### **IRQSER Data Frame**

Once a Start Frame has been initiated, the FDC37B72x will watch for the rising edge of the Start Pulse and start counting IRQ/Data Frames from there. Each IRQ/Data Frame is three clocks: Sample phase, Recovery phase, and Turn-around phase. During the Sample phase the FDC37B72x must drive the IRQSER (SIRQ pin) low, if and only if, its last detected IRQ/Data value was low. If its detected IRQ/Data value is high, IRQSER must be left tri-stated. During the

Recovery phase the FDC37B72x must drive the SERIRQ high, if and only if, it had driven the IRQSER low during the previous Sample Phase. During the Turn-around Phase the FDC37B72x must tri-state the SERIRQ. The FDC37B72x will drive the IRQSER line low at the appropriate sample point if its associated IRQ/Data line is low, regardless of which device initiated the Start Frame.

The Sample Phase for each IRQ/Data follows the low to high transition of the Start Frame pulse by a number of clocks equal to the IRQ/Data Frame times three, minus one. (e.g. The IRQ5 Sample clock is the sixth IRQ/Data Frame, (6 x 3) - 1 = 17th clock after the rising edge of the Start Pulse).

**IRQSER Sampling Periods** 

IRQSER PERIOD	SIGNAL SAMPLED	# OF CLOCKS PAST START
1	Not Used	2
2	IRQ1	5
3	nSMI/IRQ2	8
4	IRQ3	11
5	IRQ4	14
6	IRQ5	17
7	IRQ6	20
8	IRQ7	23
9	IRQ8	26
10	IRQ9	29
11	IRQ10	32
12	IRQ11	35
13	IRQ12	38
14	IRQ13	41
15	IRQ14	44
16	IRQ15	47

The SIRQ data frame will now support IRQ2 from a logical device, previously IRQSER Period 3 was reserved for use by the System Management Interrupt (nSMI). When using Period 3 for IRQ2 the user should mask off the SMI via the SMI Enable Register. Likewise, when using Period 3 for nSMI the user should not configure any logical devices as using IRQ2.

IRQSER Period 14 is used to transfer IRQ13. Logical devices 0 (FDC), 3 (Par Port), 4 (Ser Port 1), 5 (Ser Port 2), and 7 (KBD) shall have IRQ13 as a choice for their primary interrupt.

The SMI is enabled onto the SMI frame of the Serial IRQ via bit 6 of SMI Enable Register 2 and onto the SMI pin via bit 7 of the SMI Enable Register 2.

Note: When Serial IRQs are used, nIRQ8, nSCI and nSMI may be output on one of their respective pin options. See the IRQ MUX Configuration Register.

#### **Stop Cycle Control**

Once all IRQ/Data Frames have completed the Host Controller will terminate IRQSER activity by initiating a Stop Frame. Only the Host Controller can initiate the Stop Frame. A Stop Frame is indicated when the IRQSER is low for two or three clocks. If the Stop Frame's low time is two clocks then the next IRQSER Cycle's sampled mode is the Quiet mode; and any IRQSER device may initiate a Start Frame in the second clock or more after the rising edge of the Stop Frame's pulse. If the Stop Frame's low time is three clocks then the next IRQSER Cycle's sampled mode is the Continuos mode; and only the Host Controller may initiate a Start Frame in the second clock or more after the rising edge of the Stop Frame's pulse.

# Latency

Latency for IRQ/Data updates over the IRQSER bus in bridge-less systems with the minimum IRQ/Data Frames of seventeen, will range up to 96 clocks (3.84 $\mu$ S with a 25MHz PCI Bus or 2.88uS with a 33MHz PCI Bus). If one or more PCI to PCI Bridge is added to a system, the latency for IRQ/Data updates from the secondary or tertiary buses will be a few clocks longer for synchronous buses, and approximately double for asynchronous buses.

#### **EOI/ISR Read Latency**

Any serialized IRQ scheme has a potential implementation issue related to IRQ latency. IRQ latency could cause an EOI or ISR Read to precede an IRQ transition that it should have followed. This could cause a system fault. The host interrupt controller is responsible for ensuring that these latency issues are mitigated. The recommended solution is to delay EOIs and ISR Reads to the interrupt controller by the same amount as the IRQSER Cycle latency in order to ensure that these events do not occur out of order.

#### **AC/DC Specification Issue**

All IRQSER agents must drive / sample IRQSER synchronously related to the rising edge of PCI bus clock. IRQSER (SIRQ) pin uses the electrical specification of PCI bus. Electrical parameters will follow PCI spec. section 4, sustained tri-state.

#### **Reset and Initialization**

The IRQSER bus uses RESET\_DRV as its reset signal. The IRQSER pin is tri-stated by all agents while RESET\_DRV is active. With reset, IRQSER Slaves are put into the (continuous) IDLE mode. The Host Controller is responsible for starting the initial IRQSER Cycle to collect system's IRQ/Data default values. The system then follows with the Continuous/Quiet mode protocol (Stop Frame pulse width) for subsequent IRQSER Cycles. It is Host

Controller's responsibility to provide the default values to 8259's and other system logic before the first IRQSER Cycle is performed. For IRQSER system suspend, insertion, or removal

application, the Host controller should be programmed into Continuous (IDLE) mode first. This is to guarantee IRQSER bus is in IDLE state before the system configuration changes.

#### **BIOS BUFFER**

The chip contains one 245 type buffer that can be used for a BIOS Buffer. If the BIOS buffer is not used, then nROMCS must be tied high or pulled up to Vcc with a resistor so as not to interfere with the boot ROM. This function allows data

transmission from the RD bus to the SD bus or from the SD bus to the RD bus. The direction of the transfer is controlled by nROMOE. The enable input, nROMCS, can be used to disable the transfer and isolate the buses.

nROMCS	nROMOE	DESCRIPTION
L	لــ	RD[0:7] data to SD[0:7] bus
L	Н	SD[0:7] data to RD[0:7]
Н	X	Isolation

# **RD Bus Functionality**

The following cases described below illustrate the use of the RD Bus.

Case 1: nROMCS and nROMOE as original function. The RD bus can be used as the RD bus or one or more RD pins can be programmed as alternate function. These alternate functions behave as follows: if in RD to SD mode, any value on RDx will appear on SDx; if in SD to RD mode, SDx will not appear on RDx, RDx gets the alternate function value. Note: In this case, nROMCS=0, nROMOE=1.

**Case 2:** nROMOE as GPIO function. (nROMOE internally tied to ground). In this case, the RD bus is a unidirectional bus (read only) controlled by nROMCS. If nROMCS = 0, the values on RD0-7

appear on SD0-7. If nROMCS = 1, the RD bus is disabled, and nothing appears on the SD bus. Note: any RD bus pin can be programmed as an alternate function, however, if nROMCS=0, then anything on the RD bus will appear on the SD bus.

**Case 3:** nROMCS as GPIO function. (nROMCS internally tied to VDD.) The RD bus floats - cannot use as a bus. Any pin can be programmed as an alternate function.

**Case 4:** nROMCS and nROMOE as GPIO function. Same as Case 3.

**Case 5**: Parallel IRQ enabled; RD Bus pins, nROMOE, nROMCS are used as IRQ pins.

#### **GENERAL PURPOSE I/O**

The FDC37B72x provides a set of flexible Input/Output control functions to the system designer through the 20 dedicated independently programmable General Purpose I/O pins (GPIO).

The GPIO pins can perform simple I/O or can be individually configured to provide predefined alternate functions. VBAT Power-On-Reset configures all GPIO pins as non-inverting inputs.

# **DESCRIPTION**

Each GPIO port requires a 1-bit data register and an 8-bit configuration control register. The data register for each GPIO port is represented as a bit in one of three 8-bit GPIO DATA Registers, GP1, GP5, and GP6. All of the GPIO registers are located in Logical Device Block No. 8 in the FDC37B72x device configuration space. The GPIO DATA Registers are also optionally

available at different addresses when the FDC37B72x is in the Run state (see the Run State GPIO Register Access section below). The GPIO ports with their alternate functions and configuration state register addresses are listed in TABLE 50. Note: four bits 1, 5-7 of GP5 are not implemented.

**TABLE 50 - GENERAL PURPOSE I/O PORT ASSIGNMENTS** 

					DATA	DATA	CONFIG.
PIN NO.	DEFAULT	ALT.	ALT.	ALT.	REGISTER <sup>5</sup>	REGISTER	REGISTER <sup>5</sup>
QFP	FUNCTION	FUNC. 1	FUNC. 2	FUNC. 3	(HEX)	BIT NO.	(HEX)
77	GPIO	nSMI	-	-	GP1	0	CRE0
78	GPIO	nRING	EETI <sup>1</sup>	-	(CRF6)	1	CRE1
79	GPIO	WDT	P17/P12 <sup>4</sup>	EETI <sup>1</sup>		2	CRE2
80	GPIO	LED	-	-		3	CRE3
81	GPIO	IRRX2	-	-		4	CRE4
82	GPIO	IRTX2	-	-		5	CRE5
4	GPIO	nMTR1	-	-		6	CRE6
6	GPIO	nDS1	-	-		7	CRE7
39	PCI_CLK	IRQ14	GPIO	-	GP5	0	CRC8
2	GPIO	DRVDEN1	IRQ8	nSMI	(CRF9)	2	CRCA
91	nROMCS <sup>2</sup>	IRQ11	GPIO	EETI <sup>1</sup>		3	CRCB
92	nROMOE <sup>2</sup>	IRQ12	GPIO	EETI <sup>1</sup>		4	CRCC
83	RD0 <sup>2,3</sup>	IRQ1	GPIO	nSMI	GP6	0	CRD0
84	RD1 <sup>2,3</sup>	IRQ3	GPIO	LED	(CRFA)	1	CRD1
85	RD2 <sup>2,3</sup>	IRQ4	GPIO	nRING		2	CRD2
86	RD3 <sup>2,3</sup>	IRQ5	GPIO	WDT		3	CRD3
87	RD4 <sup>2,3</sup>	IRQ6	GPIO	P17/P12 <sup>4</sup>		4	CRD4
88	RD5 <sup>2,3</sup>	IRQ7	GPIO	-		5	CRD5
89	RD6 <sup>2,3</sup>	IRQ8	GPIO	-		6	CRD6
90	RD7 <sup>2,3</sup>	IRQ10	GPIO	-		7	CRD7

Note 1: Refer to the section on Either Edge Triggered Interrupt Inputs.

Note 2: At power-up, RD0-7, nROMCS and nROMOE function as the XD Bus. To use RD0-7 for alternate functions, nROMCS must stay high until those pins are finished being programmed.

Note 3: These pins cannot be programmed as open drain pins in their original function.

Note 4: The function of P17 or P12 is selected via the P17/P12 select bit in the Ring Filter Select Register in Logical Device 8 at 0xC6.

Note 5: The GPIO Data and Configuration Registers are located in Logical Device Block Number 8.

# RUN STATE GPIO DATA REGISTER ACCESS

The GPIO data registers as well as the Watchdog Timer Control, and the Soft Power Enable and Status registers can be accessed by the host when the chip is in the run state if CR03 Bit[7] = 1. The host uses an Index and Data port to access these registers (TABLE 51). The Index and Data port power-on default addresses are 0xEA and 0xEB respectively. In the configuration state the Index port address may be re-programmed to 0xE0, 0xE2, 0xE4 or 0xEA; the Data port address is automatically set to the Index port address + 1. Upon exiting the configuration state the new Index

and Data port addresses are used to access the GPIO data, Soft Power Status and Enable, and the Watchdog Timer Control registers.

For example, to access the GP1 data register when in the run state, the host should perform an I/O Write of 0x01 to the Index port address (0xEx) to select GP1 and then read or write the Data port (at Index+1) to access the GP1 register. Generally, to access any GPIO data register GPx the host should perform an I/O Write of 0x0x to the Index port address and then access GPx through the Data port. The Soft Power and Watchdog Timer Control registers are accessed similarly.

**TABLE 51 - INDEX AND DATA PORTS** 

PORT	PORT	
NAME	ADDRESS	RUN STATE ACCESS
Index	0xE0, E2, E4, EA	0x01-0x0F
Data	Index address + 1	Access to GP1, Watchdog Timer Control, GP5, GP6, and the Soft Power Status and Enable registers (see TABLE 52).

**TABLE 52 - RUN STATE ACCESSABLE CONFIGURATION REGISTERS** 

RUN STATE REGISTER ADDRESS (INDEX)	REGISTER (CONFIGURATION STATE ADDRESSING <sup>1</sup> )
0x01	GP1 (L8 - CRF6)
0x03	Watchdog Timer Control (L8 - CRF4)
0x05	GP5 (L8 - CRF9)
0x06	GP6 (L8 - CRFA)
0x08	Soft Power Enable Register 1 (L8-CRB0)
0x09	Soft Power Enable Register 2 (L8-CRB1)
0x0A	Soft Power Status Register 1 (L8-CRB2)
0x0B	Soft Power Status Register 2 (L8-CRB3)

Note 1: These registers can also be accessed through the configuration registers L8 - CRxx, as shown, when the FDC37B72x is in the configuration state.

# **GPIO CONFIGURATION**

Each GPIO port has an 8-bit configuration register that controls the behavior of the pin. The GPIO configuration registers are only accessible when the FDC37B72x is in the Configuration state; more information can be found in the Configuration section of this specification.

Each GPIO port may be configured as either an input or an output. If the pin is configured as an output, it can be programmed as open-drain or push-pull. Inputs and outputs can be configured as non-inverting or inverting and can be programmed to generate an interrupt. GPIO ports can also be configured as a pre-defined alternate

function. Bit[0] of each GPIO Configuration Register determines the port direction, bit[1] determines the signal polarity, bits[4:3] select the port function, bit[5] enables the interrupt, and bit[7] determines the output driver type select. The GPIO configuration register Output Type select bit[7] applies to GPIO functions, the Watchdog Timer WDT, the LED and the nSMI Alternate functions. The basic GPIO configuration options are summarized in TABLE 53.

For Alternate functions, the pin direction is set and controlled internally, regardless of the state

of the GPIO Direction bit[0]. Also, selected Alternate INPUT functions cannot be inverted, regardless of the state of the GPIO polarity bit[1], except for the EETI function.

The interrupt channel for the group Interrupts is selected by the GP\_INT[2:1] configuration registers defined in the FDC37B72x Configuration Register Section. The group interrupts are the "ORed" function of the group interrupt enabled GPIO ports and will represent a standard ISA interrupt (edge high). GPIO Group 1 and 2 Interrupts can generate SMI events, wake-up events through the Soft Power Management logic, and SCI/PME events. See the ACPI, PME and SMI section for details.

When the group interrupt is enabled on a GPIO input port, the interrupt circuitry contains a selectable digital debounce filter so that switches or push-buttons may be directly connected to the chip. The debounce filters reject signals with pulse widths ≤1ms and are enabled per interrupt group in the GP\_INT[2:1] configuration registers.

The state of unconnected GPIO alternate input functions is inactive. For example, if bits[4:3] in LD8 -CRCB are not "00", i.e. nROMCS is not the selected function for GP53, internally the state of nROMCS is inactive, "1".

**TABLE 53 - GPIO CONFIGURATION SUMMARY** 

SELECTED	DIRECTION	POLARITY	GROUP INT.	
FUNCTION	BIT	BIT	ENABLE BIT	DESCRIPTION
	В0	B1	B5	
GPIO	0	0	0	Pin is a non-inverted output with the Interrupt disabled.
	0	0	1	Pin is a non-inverted output with the Interrupt enabled.
	0	1	0	Pin is an inverted output with the Interrupt disabled.
	0	1	1	Pin is a inverted output with the Interrupt enabled.
	1	0	0	Pin is a non-inverted input with the Interrupt disabled.
	1	0	1	Pin is a non-inverted input with the Interrupt enabled.
	1	1	0	Pin is an inverted input with the Interrupt disabled.
	1	1	1	Pin is a inverted input with the Interrupt enabled.
ALT.	X <sup>1</sup>	0	0	Non-inverted alternate function with Interrupt disabled.
		0	1	Non-inverted alternate function with Interrupt enabled.
		1 <sup>2</sup>	0	Alternate OUTPUT functions are inverted, Alternate INPUT functions are non-inverted; Interrupts are disabled.
			1	Alternate OUTPUT functions are inverted, Alternate INPUT functions are non-inverted; Interrupts are enabled.


Note 1: For alternate function selects, the pin direction is set and controlled internally; i.e., regardless of

the state of the GPIO configuration register Direction bit.

Note 2: For alternate function selects, INPUT functions cannot be inverted, regardless of the state of the GPIO polarity bit, except for the EETI function.

#### **GPIO OPERATION**

The operation of the GPIO ports is illustrated in FIGURE 4. Note: FIGURE 4 is for illustration purposes only and is not intended to suggest specific implementation details.



**FIGURE 4 - GPIO FUNCTION ILLUSTRATION** 

When a GPIO port is programmed as an input, reading it through the GPIO data register latches either the inverted or non-inverted logic value present at the GPIO pin. Writing to a GPIO port that is programmed as an input has no effect (TABLE 54).

When a GPIO port is programmed as an output, the logic value or the inverted logic value that has been written into the GPIO data register is output to the GPIO pin. Reading from a GPIO port that is programmed as an output returns the last value written to the data register (TABLE 54).

**TABLE 54 - GPIO READ/WRITE BEHAVIOR** 

HOST OPERATION	GPIO INPUT PORT	GPIO OUTPUT PORT
READ	LATCHED VALUE OF GPIO PIN	LAST WRITE TO GPIO DATA
		REGISTER
WRITE	NO EFFECT	BIT PLACED IN GPIO DATA
		REGISTER

#### **WATCH DOG TIMER**

The FDC37B72x contains a Watch Dog Timer (WDT). The Watch Dog Time-out status bit may be mapped to an interrupt through the WDT\_CFG Configuration Register. It can also be brought out on the GP12 or GP63 pins by programming the corresponding GPIO configuration register.

The FDC37B72x's WDT has a programmable time-out ranging from 1 to 255 minutes with one minute resolution, or 1 to 255 seconds with 1 second resolution. The units of the WDT timeout value are selected via bit[7] of WDT\_TIMEOUT register (LD8:CRF1.7). The WDT time-out value is set through the WDT\_VAL Configuration register. Setting the WDT\_VAL register to 0x00 disables the WDT function (this is its power on default). Setting the WDT\_VAL to any other non-zero value will cause the WDT to reload and begin counting down from the value loaded. When the WDT count value reaches zero the counter stops and sets the Watchdog time-out status bit in the WDT\_CTRL Configuration Register. Note: Regardless of the current state of the WDT, the WDT time-out status bit can be directly set or cleared by the Host CPU.

There are three system events which can reset the WDT. These are a Keyboard Interrupt, a Mouse Interrupt, or I/O reads/writes to address 0x201 (the internal or an external Joystick Port). The effect on the WDT for each of these system events may be individually enabled or disabled through bits in the WDT\_CFG configuration register. When a system event is enabled through the WDT\_CFG register, the occurrence of that event will cause the WDT to reload the value stored in WDT\_VAL and reset the WDT time-out status bit if set. If all three system events are disabled the WDT will inevitably time out.

The Watch Dog Timer may be configured to generate an interrupt on the rising edge of the Time-out status bit. The WDT interrupt is mapped to an interrupt channel through the WDT\_CFG Configuration Register. When mapped to an interrupt the interrupt request pin reflects the value of the WDT time-out status bit.

The host may force a Watch Dog time-out to occur by writing a "1" to bit 2 of the WDT\_CTRL (Force WD Time-out) Configuration Register. Writing a "1" to this bit forces the WDT count value to zero and sets bit 0 of the WDT\_CTRL (Watch Dog Status). Bit 2 of the WDT\_CTRL is self-clearing.

# **LED**

The FDC37B72x can directly drive an LED using the alternate function of GP13 or GP61 (only one may be used at at time). These pins are active under VTR power so the LED may be used in any system power state. The GPIO used for the LED will initially default to an input; the corresponding GPIO configuration register must be programmed to configure the pin for the LED function and as a push pull or an open drain output. However, under VTR power the LED must be configured as open drain, since the pin cannot drive current under VTR power. The polarity bit may be chosen as either non-inverted or inverted (active high or active low).

The LED can be turned on and off or toggled at a 1 Hertz rate with a 50 percent duty cycle. When the GP13 or GP61 pin is configured as a non-inverted, open drain output and the LED function is chosen, the LED may be turned on by writing '1' the GP1 register bit 3 or the GP6 register bit 1. Clearing these bits will then turn the LED off. The LED may be toggled as described below. Note that the GPIO can control the LED in its default GPIO function, but it may only toggle if the LED function is chosen.

Setting bit 1 of the WDT\_CTRL configuration register will cause the Power LED output driver to toggle at 1 Hertz with a 50 percent duty cycle. When this bit is cleared the Power LED output will drive continuously unless it has been configured to toggle on Watch Dog time-out conditions. Setting bit 3 of the WDT\_CFG configuration register will cause the Power LED output driver to toggle at 1 Hertz with a 50 percent duty cycle whenever the WDT time-out status bit is set. The truth table

# toggle.


# TABLE 55 - LED TOGGLE

WDT_CTRL BIT[1] LED TOGGLE	WDT_CFG BIT[3] POWER LED TOGGLE ON WDT	WDT_CTRL BIT[0] WDT T/O STATUS BIT	LED STATE
1	X	X	Toggle
0	0	X	Continuous
0	1	0	Continuous
0	1	1	Toggle

# 8042 KEYBOARD CONTROLLER DESCRIPTION

A Universal Keyboard Controller designed for intelligent keyboard management in desktop computer applications is implemented. The Universal Keyboard Controller uses an 8042 microcontroller CPU core. This section

concentrates on the enhancements to the 8042. For general information about the 8042, refer to the "Hardware Description of the 8042" in the 8-Bit Embedded Controller Handbook.



KIRQ is the Keyboard IRQ

MIRQ is the Mouse IRQ

Port 21 is used to create a GATEA20 signal from the FDC37B72x.

#### **KEYBOARD ISA INTERFACE**

The FDC37B72x ISA interface is functionally compatible with the 8042-style host interface. It consists of the D0-7 data bus; the nIOR, nIOW

and the Status register, Input Data register, and Output Data register. Table 48 shows how the interface decodes the control signals. In addition to the above signals, the host interface includes keyboard and mouse IRQs.

# TABLE 56 - ISA I/O ADDRESS MAP

ISA ADDRESS	nIOW	nIOR	BLOCK	FUNCTION (NOTE 1)
0x60	0	1	KDATA	Keyboard Data Write (C/D=0)
	1	0	KDATA	Keyboard Data Read
0x64	0	1	KDCTL	Keyboard Command Write (C/D=1)
	1	0	KDCTL	Keyboard Status Read

Note 1: These registers consist of three separate 8 bit registers. Status, Data/Command Write and Data Read.

# **Keyboard Data Write**

This is an 8 bit write only register. When written, the C/D status bit of the status register is cleared to zero and the IBF bit is set.

#### **Keyboard Data Read**

This is an 8 bit read only register. If enabled by "ENABLE FLAGS", when read, the KIRQ output is cleared and the OBF flag in the status register is cleared. If not enabled, the KIRQ and/or AUXOBF1 must be cleared in software.

# **Keyboard Command Write**

This is an 8 bit write only register. When written, the C/D status bit of the status register is set to one and the IBF bit is set.

#### **Keyboard Status Read**

This is an 8 bit read only register. Refer to the description of the Status Register for more information.

### **CPU-to-Host Communication**

The FDC37B72x CPU can write to the Output Data register via register DBB. A write to this register automatically sets Bit 0 (OBF) in the Status register. See Table 49.

# **TABLE 57 - HOST INTERFACE FLAGS**

8042 INSTRUCTION	FLAG
OUT DBB	Set OBF, and, if enabled, the KIRQ output signal goes high

#### **Host-to-CPU Communication**

The host system can send both commands and data to the Input Data register. The CPU differentiates between commands and data by reading the value of Bit 3 of the Status register. When bit 3 is "1", the CPU interprets the register contents as a command. When bit 3 is "0", the CPU interprets the register contents as data. During a host write operation, bit 3 is set to "1" if SA2 = 1 or reset to "0" if SA2 = 0.

#### KIRO

If "EN FLAGS" has been executed and P24 is set to a one: the OBF flag is gated onto KIRQ. The KIRQ signal can be connected to system interrupt to signify that the FDC37B72x CPU has written to the output data register via "OUT DBB,A". If P24 is set to a zero, KIRQ is forced low. On power-up, after a valid RST pulse has been delivered to the device, KIRQ is reset to 0. KIRQ will normally reflects the status of writes "DBB". (KIRQ is normally selected as IRQ1 for keyboard support.)

If "EN FLAGS" has not been executed: KIRQ can be controlled by writing to P24. Writing a zero to P24 forces KIRQ low; a high forces KIRQ high.

#### MIRO

If "EN FLAGS" has been executed and P25 is set to a one:; IBF is inverted and gated onto MIRQ. The MIRQ signal can be connected to system interrupt to signify that the FDC37B72x CPU has read the DBB register.

If "EN FLAGS" has not been executed, MIRQ is controlled by P25, Writing a zero to P25 forces MIRQ low, a high forces MIRQ high. (MIRQ is normally selected as IRQ12 for mouse support).

#### Gate A20

A general purpose P21 is used as a software controlled Gate A20 or user defined output.

# EXTERNAL KEYBOARD AND MOUSE INTERFACE

Industry-standard PC-AT-compatible keyboards employ a two-wire, bidirectional TTL interface for data transmission. Several sources also supply

PS/2 mouse products that employ the same type of interface. To facilitate system expansion, the FDC37B72x provides four signal pins that may be used to implement this interface directly for an external keyboard and mouse.

The FDC37B72x has four high-drive, open-drain output, bidirectional port pins that can be used for external serial interfaces, such as ISA external keyboard and PS/2-type mouse interfaces. They are KCLK, KDAT, MCLK, and MDAT. P26 is inverted and output as KCLK. The KCLK pin is connected to TEST0. P27 is inverted and output as KDAT. The KDAT pin is connected to P10. P23 is inverted and output as MCLK. The MCLK pin is connected to TEST1. P22 is inverted and output as MDAT. The MDAT pin is connected to P11. NOTE: External pull-ups may be required.

#### **KEYBOARD POWER MANAGEMENT**

The keyboard provides support for two powersaving modes: soft powerdown mode and hard powerdown mode. In soft powerdown mode, the clock to the ALU is stopped but the timer/counter and interrupts are still active. In hard power down mode the clock to the 8042 is stopped.

#### Soft Power Down Mode

This mode is entered by executing a HALT instruction. The execution of program code is halted until either RESET is driven active or a data byte is written to the DBBIN register by a master CPU. If this mode is exited using the interrupt, and the IBF interrupt is enabled, then program execution resumes with a CALL to the interrupt routine, otherwise the next instruction is executed. If it is exited using RESET then a normal reset sequence is initiated and program execution starts from program memory location 0.

#### **Hard Power Down Mode**

Hard Power Down Mode is entered by executing a STOP instruction. Disabling the oscillator driver cell stops the oscillator. When either RESET is driven active or a data byte is written to the DBBIN register by a master CPU, this mode will be exited

(as above). However, as the oscillator cell will require an initialization time, either RESET must be held active for sufficient time to allow the oscillator to stabilize. Program execution will resume as above.

#### **INTERRUPTS**

The FDC37B72x provides the two 8042 interrupts, the IBF and the Timer/Counter Overflow.

# **MEMORY CONFIGURATIONS**

The FDC37B72x provides 2K of on-chip ROM and 256 bytes of on-chip RAM.

# **Register Definitions**

#### Host I/F Data Register

The Input Data and Output Data registers are each 8 bits wide. A write to this 8 bit register will load the Keyboard Data Read Buffer, set the OBF flag and set the KIRQ output if enabled. A read of this register will read the data from the Keyboard Data or Command Write Buffer and clear the IBF flag. Refer to the KIRQ and Status register descriptions for more information.

Host I/F Status Register

The Status register is 8 bits wide. Table 58 shows the contents of the Status register.

# **TABLE 58 - STATUS REGISTER**

D7	D6	D5	D4	D3	D2	D1	D0
UD	UD	UD	UD	C/D	UD	IBF	OBF

OBF

#### **Status Register**

This register is cleared on a reset. This register is read-only for the Host and read/write by the FDC37B72x CPU.

- UD Writable by FDC37B72x CPU. These bits are user-definable.
- C/D (Command Data)-This bit specifies whether the input data register contains data or a command (0 = data, 1 = command). During a host data/command write operation, this bit is set to "1" if SA2 = 1 or reset to "0" if SA2 = 0.
- IBF (Input Buffer Full)- This flag is set to 1 whenever the host system writes data into the input data register. Setting this flag activates the FDC37B72x CPU's nIBF (MIRQ) interrupt if enabled. When the FDC37B72x CPU reads the input data register (DBB), this bit is automatically reset and the interrupt is

cleared. There is no output pin associated with this internal signal.

(Output Buffer Full) - This flag is set to whenever the FDC37B72x CPU write to the output data register (DBB). When the host system reads the output data register, this bit is automatically reset.

#### **EXTERNAL CLOCK SIGNAL**

The FDC37B72x Keyboard Controller clock source is a 12 MHz clock generated from a 14.318 MHz clock. The reset pulse must last for at least 24 16 MHz clock periods. The pulse-width requirement applies to both internally (Vcc POR) and externally generated reset signals. In powerdown mode, the external clock signal is not loaded by the chip.

## **DEFAULT RESET CONDITIONS**

The FDC37B72x has one source of reset: an external reset via the RESET\_DRV pin. Refer to Table 59 for the effect of each type of reset on the internal registers.

## **TABLE 59 - RESETS**

DESCRIPTION HARDWARE RESET (RESET)
------------------------------------

DESCRIPTION	HARDWARE RESET (RESET)	
KCLK	Input	
KDAT	Input	
MCLK Input		
MDAT	Input	
Host I/F Data Reg	N/A	
Host I/F Status Reg	00H	

N/A: Not Applicable

# **GATEA20 AND KEYBOARD RESET**

The FDC37B72x provides two options for GateA20 and Keyboard Reset: 8042 Software Generated GateA20 and KRESET and Port 92 Fast GateA20 and KRESET.

# PORT 92 FAST GATEA20 AND KEYBOARD RESET

# Port 92 Register

This port can only be read or written if Port 92

has been enabled via bit 2 of the KRST\_GA20 Register (Logical Device 7, 0xF0) set to 1.

This register is used to support the alternate reset (nALT\_RST) and alternate A20 (ALT\_A20) functions.

NAME	PORT 92
Location	92h
Default Value	24h
Attribute	Read/Write
Size	8 bits


	Port 92 Register				
Bit	Function				
7:6	Reserved. Returns 00 when read				
5	Reserved. Returns a 1 when read				
4	Reserved. Returns a 0 when read				
3	3 Reserved. Returns a 0 when read				
2	Reserved. Returns a 1 when read				
1	ALT_A20 Signal control. Writing a 0 to this bit causes the ALT_A20 signal to be driven low. Writing a 1 to this bit causes the ALT_A20 signal to be driven high.				
0	Alternate System Reset. This read/write bit provides an alternate system reset function. This function provides an alternate means to reset the system CPU to effect a mode switch from Protected Virtual Address Mode to the Real Address Mode. This provides a faster means of reset than is provided by the Keyboard controller. This bit is set to a 0 by a system reset. Writing a 1 to this bit will cause the nALT_RST signal to pulse active (low) for a minimum of 1 µs after a delay of 500 ns. Before another nALT_RST pulse can be generated, this bit must be written back to a 0.				

nGATEA20				
8042 P21	ALT_A20	System nA20M		
0	0	0		
0	1	1		
1	0	1		
1	1	1		

Bit 0 of Port 92, which generates the nALT\_RST signal, is used to reset the CPU under program control. This signal is AND'ed together externally with the reset signal (nKBDRST) from the keyboard controller to provide a software means of resetting the CPU. This provides a faster means of reset than is provided by the keyboard controller. Writing a 1 to bit 0 in the Port 92 Register causes this signal to pulse low for a minimum of 6µs, after a delay of a minimum of 14µs. Before another nALT\_RST pulse can be generated, bit 0 must be set to 0 either by a

system reset of a write to Port 92. Upon reset, this signal is driven inactive high (bit 0 in the Port 92 Register is set to 0).

If Port 92 is enabled, i.e., bit 2 of KRST\_GA20 is set to 1, then a pulse is generated by writing a 1 to bit 0 of the Port 92 Register and this pulse is AND'ed with the pulse generated from the 8042. This pulse is output on pin KRESET and its polarity is controlled by the GPI/O polarity configuration.



Bit 1 of Port 92, the ALT\_A20 signal, is used to force nA20M to the CPU low for support of real mode compatible software. This signal is externally OR'ed with the A20GATE signal from the keyboard controller and CPURST to control the nA20M input of the CPU. Writing a 0 to bit 1 of the Port 92 Register forces ALT\_A20 low. ALT\_A20 low drives nA20M to the CPU low, if A20GATE from the keyboard controller is also low. Writing a 1 to bit 1 of the Port 92 Register forces ALT\_A20 high. ALT\_A20 high drives nA20M to the CPU high, regardless of the state

of A20GATE from the keyboard controller. Upon reset, this signal is driven low.


# 8042 P17 Functions

8042 function P17 is implemented as in a true 8042 part. Reference the 8042 spec for all timing. A port signal of 0 drives the output to 0. A port signal of 1 causes the port enable signal to drive the output to 1 within 20-30nsec. After several (# TBD) clocks, the port enable goes away and the internal  $90\mu A$  pull-up maintains the output signal as 1

In 8042 mode, the pins can be programmed as open drain. When programmed in open drain

mode, the port enables do not come into play. If the port signal is 0 the output will be 0. If the port signal is 1, the output tristates: an external pull-up can pull the pin high, and the pin can be shared i.e., P17 and nSMI can be externally tied together.

In 8042 mode, the pins cannot be programmed as input nor inverted through the GP configuration registers.



**Gate A20 Turn-On Sequence Timing** 

When writing to the command and data port with hardware speedup, the IOW timing shown in the figure titled "IOW Timing for Port 92" in the Timing Diagrams Section is used. This setup

time is only required to be met when using hardware speedup; the data must be valid a minimum of 0 nsec from the leading edge of the write and held throughout the entire write cycle.

#### **SOFT POWER MANAGEMENT**

This chip employs soft power management to allow the chip to enter low power mode and to provide a variety of wakeup events to power up the chip. This technique allows for software control over powerdown and wakeup events. In low power mode, the chip runs off of the trickle voltage, VTR. In this mode, the chip is ready to power up from either the power button or from one of a number of wakeup events including pressing a key, touching the mouse or receiving data from one of the UARTs. The alarm can also be set to power up the system at a predetermined time to perform one or more tasks.


The implementation of Soft Power Management is illustrated in Figure 11. A high to low transition on the Button input or on any of the enabled wakeup events (SPx) causes the nPowerOn output to go active low which turns on the main power supply. Even if the power supply is completely lost (i.e., VTR is not present) the power supply can still be turned on upon the return of VTR. This is accomplished by a VTR power on reset if the VTR\_POR\_EN bit is enabled. The chip can also

be programmed to always stay off when the AC power returns if the VTR\_POR\_OFF bit is enabled. These bits are located in the Soft Power Enable Register 2 in Logical Device 8 at 0xB1.

The Button input can be used to turn off the power supply after a debounce delay. The power supply can also be turned off under software control (via a write to register WDT\_CTRL with bit 7 set).

Configuration registers L8-CR\_B0 and L8-CR\_B1 select the wake-up events (SPx). The Configuration registers L8-CR\_B2 and L8-CR\_B3 indict the wake-up event status. The possible wake-events are:

- UART1 and UART 2 Ring Indicator Pin
- Keyboard and Mouse clock Pin
- Group Interrupt 1, Group Interrupt 2
- IRRX2 input pin
- UART 1 and UART 2 Receive Data Pin
- nRING pin
- Power Button input pin
- VTR\_POR



# FIGURE 5 - SOFT POWER MANAGEMENT FUNCTIONAL DIAGRAM

- Note 1: All soft power management functions run off of VTR. When VTR is not present, Vbat supplies power to Flip Flop 1.
- Note 2: Flip Flop 1 is battery backed-up so that it returns the last valid state of the machine.
- Note 3: A battery backed-up enable bit in the alarm control register can be set to force Flip Flop 1 to come up 'off' after a VTR POR, the VTR\_POR\_OFF bit. A similar bit can be set to force Flip Flop 1 to come up 'on' after a VTR POR, the VTR\_POR\_EN bit. These bits are in the Soft Power Enable Register 2 in Logical Device 8 at 0xB1, defined as follows.

Bit 4 - VTR POR OFF

If VTR\_POR\_OFF is set, the nPowerOn pin will go inactive (float) and the main power (Vcc) will remain off when the VTR POR occurs. The software must not set VTR\_POR\_OFF and VTR\_POR\_EN at the same time.

BIT 6 - VTR\_POR\_EN

If VTR\_POR\_EN is set, the nPowerOn pin will go active (low) and the machine will power-up as soon as a VTR POR occurs. The software must not set VTR\_POR\_OFF and VTR\_POR\_EN at the same time.

#### **REGISTERS**

The following registers can be accessed when in configuration mode at Logical Device 8, Registers B0-B3, B8 and F4, and when not in configuration they can be accessed through the Index and Data Register. All soft power management configuration registers are battery backed up and are reset on Vbat POR.

#### **Soft Power Enable Registers**

#### Soft Power Enable Register 1

(Configuration Register B0, Logical Device 8) This register contains the enable bits for the wake-up function of the nPowerOn bit. When enabled, these bits allow their corresponding function to turn on power to the system.

# Soft Power Enable Register 2

(Configuration Register B1, Logical Device 8) This register contains additional enable bits for the wake-up function of the nPowerOn bit. When enabled, these bits allow their corresponding function to turn on power to the system. It also contains the VTR\_POR\_EN and VTR\_POR\_OFF bits, as well as the OFF\_EN bit, which is defined as follows: After power up, this bit defaults to 1, i.e., enabled. This bit allows the software to enable or disable the button control of power off.

#### **Soft Power Status Registers**

Soft Power Status Register 1

(Configuration Register B2, Logical Device 8)

This register contains the status for the wake-up events. Note: The status bit gets set if the wakeup event occurs, whether or not it is enabled as a wakeup function by setting the corresponding bit in Soft Power Enable Register 1. However, only the enabled wakeup functions will turn on power to the system.

Soft Power Status Register 2 (Configuration Register B3, Logical Device 8) This register contains additional status for the wake-up events. Note: The status bit gets set if the wakeup event occurs, whether or not it is enabled as a wakeup function by setting the corresponding bit in Soft Power Enable Register 2. However, only the enabled wakeup functions will turn on power to the system.

#### **Soft Power Control Registers**

WDT\_CTRL

(Configuration Register F4, Logical Device 8) This register is used for soft power management and watchdog timer control. Bits [7:5] are for soft power management: SPOFF, Restart\_Cnt, Stop\_Cnt.

Delay 2 Time Set Register (Configuration Register B8, Logical Device 8) This register is used to set Delay 2 to value from 500msec to 32sec. The default value is 500msec.

#### **BUTTON OVERRIDE FEATURE**

The power button has an override event as required by the ACPI specification. If the user presses the power button for more than four seconds while the system is in the working state, a hardware event is generated and the system will transition to the off state. There are status bits and enable bits associated with this feature in the PM1\_BLK registers. See the ACPI section.

This override event utilizes power button logic to determine that the power button (Button\_In) has been pressed for more that four seconds. The override enable/disable bit, PWRBTNOR\_EN, allows this override function to be turned on/off. If enabled, this override event will result in setting the override status bit, PWRBTNOR\_STS (to be cleared by writing a 1 to its bit position - writing a 0 has no effect), clearing the regular button status bit, PWRBTN\_STS, and generating an event to be routed into the soft power management logic to turn off the system. The

override status bit alerts the system upon powerup that an override event was used to power down the system, and will be used to properly power-up the system.

Figure 11 shows the soft power management logic with the override timer path from the button input. The override timer counts while the button is held (in the present implementation this would be when the button input is high) and is cleared upon release of the button. It has a 0.5 second or faster resolution (run off of the 32kHz clock divided down) and the minimum time for triggering the override power down is four seconds, with a maximum of 4.5 seconds. The timer output will pulse the clear on the Flip Flop 1

Figure 12 illustrates the timing of the blanking period relative to Button\_In and nPowerOn for the override event.




FIGURE 6 - BLANKING PERIOD

#### **ACPI/PME/SMI FEATURES**

#### **ACPI FEATURES**

The FDC37B72x supports ACPI as described in this section. These features comply with the ACPI Specification, Revision 1.0.

# Legacy/ACPI Select Capability

This capability consists of an SMI/SCI switch which is required in a system that supports both legacy and ACPI power management models. This is due to the fact that the system software for legacy power management consists of the SMI interrupt handler while for ACPI it consists of the ACPI driver (SCI interrupt handler). This support uses Logical Device A at 0x0A to hold the address pointers to the ACPI power management register block, PM1\_BLK, which consists of run-time registers. Included in the PM1\_BLK is an enable bit, SCI\_EN, to allow the SCI interrupt to be generated upon an enabled SCI event. This SCI interrupt can be switched out to the nPME/SCI pin or routed to one of the parallel interrupts. The polarity and output type (open collector or push-pull) of the SCI is selected through the IRQ MUX Register.

The software power management events (those that generate an SMI in legacy mode and an SCI in ACPI mode) are controlled by the EN\_SMI and SCI\_EN bits. The SCI enable bit, SCI\_EN, is located in the PM1\_CNTRL register, bit 0. This bit is used in conjunction with EN\_SMI, bit 7 of the SMI enable register 2, to enable either SCI or SMI (or both). For legacy power management, the EN\_SMI bit is used; if set, it routes the power management events to the SMI interrupt logic. For ACPI power management, the SCI\_EN bit is used; if set, it routes the power management events to the SCI interrupt logic.

#### **Power Button With Override**

The power button has a status and and enable bit in the PM1\_BLK of registers to provide an SCI upon the button press. The power button can also turn the system on and off through the soft power management logic. The power button also has an override event as required by the ACPI specification. See The Soft Power Management Section. This override event is described as follows: If the user presses the power button for more than 4 seconds while the system is in the working state, a hardware event is generated and the system will transition to the off state. There are status and enable bits associated with this feature in the PM1\_BLK registers.

# **General Purpose ACPI Events**

The General Purpose ACPI events are enabled through the SCI\_EN1 bit in the GPE\_EN register. This bit, if set, allows any of the enabled PME events to generate an SCI. In addition, if the DEVINT\_EN bit in the PME\_EN 1 Register is set, and if the EN\_SMI\_PME bit in the SMI\_EN 2 register is set, then any of the SMI Events can also generate an SCI. See the SCI/PME and SMI/PME logic diagrams below.

# **Device Sleep States**

Each device in the FDC37B72x supports two device sleep states, D0 (on) and D3 (off). With all devices off, the part is powered either by main power (Vcc) or standby power (Vtr), depending on the system sleep state. In both cases, the part can provide wakeup capability through the soft power management logic and generate a nPME or nSCI. In an ACPI system, the devices are powered on and off through control methods.

#### Wake Events

Wake events are events that turn power on (activate nPowerOn output) if enabled. These events can also be enabled as SMI, SCI and

nPME events as shown in the following table. In addition, these wake events set the WAK\_STS bit if enabled (see ACPI PM1\_STS2 Register description).

	WAKE EVENTS	INPUT TO SOFT POWER MANAGEMENT	SMI/SCI/PME GENERATION
PINS	KDAT	KDAT	SMI/SCI/PME
	MDAT	MDAT	SMI/SCI/PME
	IRRX2	IRRX2	SMI/SCI/PME
	RXD2/IRRX	RXD2/IRRX	SMI/SCI/PME
	RXD1	RXD1	SMI/SCI <sup>1</sup> /PME <sup>1</sup>
	nRI1	nRI1	SMI/SCI/PME
	nRI2	nRI2	SMI/SCI/PME
	nRING	nRING	SMI/SCI/PME
	Button	Button	SMI/SCI <sup>2</sup> /PME <sup>1</sup>
	GP10-17 <sup>3</sup>	GPINT1	SMI/SCI <sup>1</sup> /PME
	GP50-54, GP60-67	GPINT2	SMI/SCI <sup>1</sup> /PME <sup>1</sup>
INTERNA	VTR POR	VTR POR	SCI
L			
SIGNALS			

- Note 1: These SCI/PME events are SMI events that are enabled through DEVINT\_EN.
- Note 2: These SCI events have Status and Enable bits in the PM1 registers.
- Note 3: The polarity of the edge that causes the event is programmable through the polarity bit in the GPIO configuration registers. The default is the low-to-high edge.

The following are SMI events that are not wake events:

- Floppy Interrupt
- Parallel Port Interrupt
- WDT
- P12

Any wakeup logic that affects the configuration of the wakeup events is implemented so that the configuration of the wakeup events is retained (in the event of total power loss) upon Vtr POR.

#### **PME SUPPORT**

The FDC37B72x offers support for PCI power management events (PMEs). A power management event is requested by a PCI function via the assertion of the nPME signal. The assertion and deassertion of nPME is asynchronous to the PCI clock. FDC37B72x, active transitions on the ring indicator inputs nRI1 and nRI2 or the nRING pin, active keyboard-data edges, active mouse-data edges and GPIOs GP10-GP17 can directly assert the nPME signal. In addition, if the DEVINT\_EN bit in the PME\_EN 1 Register is set, and if the EN\_SMI\_PME bit in the SMI\_EN 2 register is set, then any of the SMI Events can also generate a nPME. See the SCI/PME and SMI/PME logic diagrams below.

nPME functionality is controlled by the runtime registers at <PM1 BLK>+Ch through <PM1 BLK>+11h. The PME Enable bit. PME\_EN, globally controls PME Wake-up events. When PME\_EN is inactive, the nPME signal can not be asserted. When PME\_EN is asserted, any wake source whose individual PME Wake Enable register bit is asserted can cause nPME to become asserted. The PME Wake Status register indicates which wake source has asserted the nPME signal. The PME Status bit, PME\_STS, is asserted by active transitions of PME Wake sources. PME STS will become asserted independent of the state of the global PME enable, PME\_EN.

In the FDC37B72x the nPME pin is an open drain, active low, driver. The FDC37B72x nPME pin is fully isolated from other external devices that might pull the PCI nPME signal low; i.e., the PCI nPME signal is capable of being driven high externally by another active device or pullup even when the the FDC37B72x VDD is grounded, providing VTR power is active. The FDC37B72x nPME driver sinks 6mA at .55V max (see section 4.2.1.1 DC Specifications, page 122, in the PCI Local Bus Specification, Revision 2.1).

# **ACPI, PME AND SMI REGISTERS**

Logical Device A in the configuration section contains the address pointer to the ACPI power management register block, and PM1\_BLK. These are run-time registers; Included in the PM1\_BLK is an enable bit to allow the SCI group interrupt to be routed to any interrupt or onto the nPME/SCI pin. Note: See IRQ mux control register for SCI/PME/SMI selection function and pin configuration bits.

# Register Description

The ACPI register model consists of a number of fixed register blocks that perform designated functions. A register block consists of a number of registers that perform Status, Enable and Control functions. The ACPI specification deals with events (which have an associated interrupt status and enable bits, and sometimes an associated control function) and control features. The status registers illustrate what defined function is requesting ACPI interrupt services (SCI). Any status bit in the ACPI specification has the following attributes:

- A. Status bits are only set through some defined "hardware event."
- B. Unless otherwise noted, Status bits are cleared by writing a "HIGH" to that bit position, and upon VTR POR. Writing a 0 has no effect.
- C. Status bits only generate interrupts while their associated bit in the enable register is set.
- D. Function bit positions in the status register have the same bit position in the enable register (there are exceptions to this rule, special status bits have no enables).

Note that this implies that if the respective enable bit is reset and the hardware event occurs, the respective status bit is set, however no interrupt is generated until the enable bit is set. This allows software to test the state of the event (by examining the status bit) without necessarily generating an interrupt. There are a special class of status bits that have no respective enable bit, these are called out specifically, and the

respective enable bit in the enable register is marked as reserved for these special cases.

The enable registers allow the setting of the status bit to generate an interrupt. As a general rule there is an enable bit in the enable register for every status bit in the status register. The control register provides special controls for the associated event, or special control features that are not associated with an interrupt event. The ordering of a register block is the status registers, followed by enable registers, followed by control registers.

Table 60 and 61 list the PM1/GPE and PME/SMI/MSC register blocks and the locations

of the registers contained in these blocks. All of these registers are powered by VTR and battery backed-up and are reset on Vbat POR.

Wakeup Event Configuration is Retained by Battery Power

To preserve the configuration of the wakeup functions that were programmed prior to the loss of Vtr upon its return, the soft power management registers, PME, SCI, SMI registers and GPIO registers are all powered by the battery. These registers are reset to their default values only on Vbat POR. These registers are described in the sections below.

Register Block The registers in this block are powered by VTR and battery backed up.

TABLE 60 - PM1/GPE REGISTER BLOCK

REGISTER	SIZE	ADDRESS
PM1_STS 1	8	<pm1_blk></pm1_blk>
PM1_STS 2	8	<pm1_blk>+1h</pm1_blk>
PM1_EN 1	8	<pm1_blk>+2h</pm1_blk>
PM1_EN 2	8	<pm1_blk>+3h</pm1_blk>
PM1_CNTRL 1	8	<pm1_blk>+4h</pm1_blk>
PM1_CNTRL 2	8	<pm1_blk>+5h</pm1_blk>
Reserved	8	<pm1_blk>+6h</pm1_blk>
Reserved	8	<pm1_blk>+7h</pm1_blk>
GPE_STS 1	8	<pm1_blk>+8h</pm1_blk>
GPE_EN 1	8	<pm1_blk>+9h</pm1_blk>
Reserved	8	<pm1_blk>+Ah</pm1_blk>
Reserved	8	<pm1_blk>+Bh</pm1_blk>

TABLE 61 - PME/SMI/MSC REGISTER BLOCK

REGISTER	SIZE	ADDRESS
PME_STS 1	8	< PM1_BLK>+Ch
PME_STS 2	8	< PM1_BLK>+Dh
PME_EN 1	8	< PM1_BLK>+Eh
PME_EN 2	8	< PM1_BLK>+Fh
PME_STS	8	< PM1_BLK>+10h
PME_EN	8	< PM1_BLK>+11h
SMI_STS 1	8	< PM1_BLK>+12h
SMI_STS 2	8	< PM1_BLK>+13h
SMI_EN 1	8	< PM1_BLK>+14h
SMI_EN 2	8	< PM1_BLK>+15h
MSC_STS	8	< PM1_BLK>+16h
Reserved	8	< PM1_BLK>+17h

Table 62 shows the block size and range of base addresses for each block.

**TABLE 62 - REGISTER BLOCK ATTRIBUTES** 

TABLE OF REGIOTER BEGOR ATTRIBUTES					
<b>BLOCK NAME</b>	BLOCK SIZE	BASE ADDRESS			
		RANGE			
PM1 BLK	24-bytes	0-FFF			

### **ACPI Registers**

In the FDC37B72x, the PME wakeup events can be enabled as SCI events through the SCI\_STS1 and SCI\_EN1 bits in the GPE status and enable registers. See PME Interface and SMI/PME/SCI logic sections.

# Power Management 1 Status Register 1 (PM1\_STS 1)

Register Location: <PM1\_BLK> System I/O Space

Default Value: 00h on Vbat POR
Attribute: Read/Write (Note 0)

Size: 8-bits

BIT	NAME	DESCRIPTION		
0-7	Reserved	Reserved. These bits always return a value of zero.		

Note 1: This bit is set by hardware and can only be cleared by software writing a one to this bit position and by Vbat POR. Writing a 0 has no effect.

Power Management 1 Status Register 2 (PM1\_STS 2)

Register Location: <PM1\_BLK>+1h System I/O Space

Default Value: 00h on Vbat POR

Register Location: Default Value: Attribute: Read/Write (Note 0)

Size: 8-bits

BIT	NAME	DESCRIPTION			
0	PWRBTN_STS	This bit is set when the Button_In signal is asserted. In the system working state, while PWRBTN_EN and PWRBTN_STS are both set an SCI interrupt event is raised. In the sleeping or soft off state, a wake-up event is generated (regardless of the setting of PWRBTN_EN) (Note 2). This bit is only set by hardware and is reset by software writing a one to this bit position, and by Vbat POR. Writing a 0 has no effect. It is also reset as follows: If PWRBTNOR_EN is set, and if the Button_In signal is held asserted for more than four seconds, then this bit is cleared, the PWRBTNOR_STS bit is set and the system will transition into the soft off state (nPowerOn floats).			
1	Reserved	Reserved.			
2	Reserved	Reserved			
3	PWRBTNOR_STS	This bit is set when the power switch over-ride function is set: If PWRBTNOR_EN is set, and if the Button_In signal is held asserted for more than four seconds. Hardware is also required to reset the PWRBTN_STS when issuing a power switch over-ride function. (Note 1)			
4-6	Reserved	Reserved. These bits always return a value of zero.			
7	WAK_STS	This bit is set when the system is in the sleeping state and an enabled wakeup event occurs. This bit is set on the high-to-low transition of nPowerOn, if the WAK_CTRL bit in the sleep / wake configuration register (0xF0 in Logical Device A) is cleared. If the WAK_CTRL bit is set, then any enabled wakeup event will also set the WAK_STS bit in addition to the high-to-low transition of nPowerOn. It is cleared by writing a 1 to its bit location when nPowerOn is active (low). Upon setting this bit, the system will transition to the working state. (Note 1)			

Note 1: This bit is set by hardware and can only be cleared by software writing a one to this bit position and by Vbat POR. Writing a 0 has no effect.

Nore 2: In the present implementation of Button\_In, pressing the button will always wake the machine

(i.e., activate nPowerOn).

Power Management 1 Enable Register 1 (PM1\_EN 1)
Register Location: <PM1\_BLK>+2 System I/O Space
Default Value: 00h on Vbat POR

Read/Write (Note 0) Attribute:

Size: 8-bits

BIT	NAME	DESCRIPTION		
0-7	Reserved	Reserved. These bits always return a value of zero.		

Power Management 1 Enable Register 2 (PM1\_EN 2)
Register Location: <PM1\_BLK>+3 System I/O Space

Default Value: 00h on Vbat POR Attribute: Read/Write (Note 0)

8-bits Size:

BIT	NAME	DESCRIPTION
0	PWRBTN_EN	This bit is used to enable the assertion of the Button_In to generate an SCI event. The PWRBTN_STS bit is set anytime the Button_In signal is asserted. The enable bit does not have to be set to enable the setting of the PWRBTN_STS bit by the assertion of the Button_In signal.
1-7	Reserved	Reserved. These bits always return a value of zero.

# Power Management 1 Control Register 1 (PM1\_CNTRL 1)

Register Location: <PM1\_BLK>+4 System I/O Space

Default Value: 00h on Vbat POR Attribute: Read/Write (Note 0)

Size: 8-bits

BIT	NAME	DESCRIPTION			
0	SCI_EN	When this bit is set, then the enabled SCI power management events generate an SCI interrupt. When this bit is reset power management events do not generate an SCI interrupt.			
1-7	Reserved	Reserved. These bits always return a value of zero.			

Power Management 1 Control Register 2 (PM1\_CNTRL 2)
Register Location: <PM1\_BLK>+5 System I/O Space

Default Value: 00h on Vbat POR Read/Write (Note 0) Attribute:

Size: 8-bits

BIT	NAME	DESCRIPTION		
0	Reserved	Reserved. This field always returns zero.		
1	PWRBTNOR_EN	This bit controls the power button over-ride function. When set, then anytime the Button_In signal is asserted for more than four seconds the system will transition to the off state. When a power button over-ride event occurs, the logic clears the PWRBTN_STS bit, and sets the PWRBTNOR_STS bit.		
2-4	SLP_TYPx	This 3-bit field defines the type of hardware sleep state the system enters when the SLP_EN bit is set to one. When this field is 000 the FDC37B72x will transition the machine to the off state when the SLP_EN bit is set to one. That is, with this field set to 000, nPowerOn will go inactive (float) after a 1-2 clock delay when SLP_EN is set. This delay is a minimum of one 32kHz clock and a maximum of two 32kHz clocks (31.25µsec-62.5µsec). When this field is any other value, there is no effect.		
5	SLP_EN	This is a write-only bit and reads to it always return a zero. Writing '1' to this bit causes the system to sequence into the sleeping state associated with the SLP_TYPx fields after a 1-2 clock delay, if the SLP_CTRL bit in the sleep / wake configuration register (0xF0 in Logical Device A) is cleared. If the SLP_CTRL bit is set, do not sequence into the sleeping state associated with the SLP_TYPx field, but generate an SMI. Note: the SLP_EN_SMI bit in the SMI Status Register 2 is always set upon writing '1' to the SLP_EN bit. Writing '0' to this bit has no effect.		
6-7	Reserved	Reserved. This field always returns zero.		

# General Purpose Event Status Register 1 (GPE\_STS1)

<PM1\_BLK>+8 System I/O Space Register Location:

00h on Vbat POR Default Value: Attribute: Read/Write (Note 0)

8-bits Size:

BIT	NAME	DESCRIPTION			
0	SCI_STS1	This bit is set when the device power management events (PME events) occur. When enabled, the setting of this bit will generate an SCI interrupt. (Note 1)			
1-7	Reserved	Reserved. These bits always return a value of zero.			

Note 1: This bit is set by hardware and can only be cleared by software writing a one to this bit position and by Vbat POR. Writing a 0 has no effect.

#### General Purpose Event Enable Register 1 (GPE\_EN1)

Register Location: <PM1\_BLK>+9 System I/O Space

Default Value: 00h on Vbat POR Attribute: Read/Write (Note 0)

Size: 8-bits

BIT	NAME	DESCRIPTION			
0	SCI_EN1	When this bit is set, then the enabled device power management events (PME events) will generate an SCI interrupt. When this bit is reset, device power management events will not generate an SCI interrupt.			
1-7	Reserved	Reserved. These bits always return a value of zero.			

Note 0: all bits described as "reserved" in writeable registers must be written with the value 0 when the register is written.

#### **PME Registers**

The power management event function has a PME\_Status bit and a PME\_En bit. These bits are defined in the PCI Bus Power Management Interface Specification, Revision 1.0, Draft, Copyright © 1997, PCI Special Interest Group, Mar. 18, 1997.

The default states for the PME\_Status and PME\_En bits are controlled by V<sub>bat</sub> Power-On-Reset.

#### PME Status Register (PME STS)

Register Location: <PM1\_BLK>+10h System I/O Space

Default Value: 00h on Vbat POR Attribute: Read/Write (Note 0)

Size: 8-bits

D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
RESERVED					PME_Status	0x00		

- The PME\_Status bit is set when the FDC37B72x would normally assert the PCI nPME signal, independent of the state of the PME\_En bit. Only active transitions on the PME Wake sources can set the PME\_Status bit.
- The PME\_Status bit is read/write-clear. Writing a "1" to the PME\_Status bit will clear it and cause the FDC37B72x to stop asserting the nPME, if enabled.
- Writing a "0" has no effect on the PME\_Status bit.
- The PME\_Status bit is reset to "0" during VBAT Power-On-Reset.

#### PME Enable Register (PME\_EN)

Register Location: <PM1\_BLK>+11h System I/O Space

Default Value: 00h on Vbat POR Attribute: Read/Write (Note 0)

Size: 8-bits

D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
		R	ESERVE				PME_En	0x00

- Setting the PME\_En bit to "1" enables the FDC37B72x to assert the nPME signal.
- When the PME\_En bit is reset to "0", nPME signal assertion is disabled.
- The PME\_En bit is reset to "0" during VBAT Power-On-Reset.

#### PME Status Register 1 (PME\_STS 1)

Register Location: <PM1\_BLK>+Ch System I/O Space

Default Value: 00h on Vbat POR Attribute: Read/Write (Note 0)

Size: 8-bits

D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
DEVINT_ST S	Reserved	nRING	MOUSE	KBD	RI1	RI2	Reserved	0x00

#### PME Status Register 2 (PME\_STS2)

Register Location: <PM1\_BLK>+Dh System I/O Space

Default Value: 00h on Vbat POR Attribute: Read/Write (Note 0)

Size: 8-bits

D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
GP17	GP16	GP15	GP14	GP13	GP12	GP11	GP10	0x00

- The PME Status registers indicate the state of the individual FDC37B72x PME wake sources, independent of the state of the individual source enables or the PME En bit.
- If the wake source has asserted a wake event, the associated PME Status bit will be "1". The wake source bits in the PME Status registers are read/write-clear: an active ("1") PME Status bit can only be cleared by writing a "1" to the bit. Writing a "0" to bits in the PME Wake Status register has no effect.

#### PME Enable Register 1 (PME\_EN1)

Register Location: <PM1\_BLK>+Eh System I/O Space

Default Value: 00h on Vbat POR Attribute: Read/Write (Note 0)

Size: 8-bits

D7	D6	D5	D4	D3	D2	D1	D0	DEFAUL T
DEVINT EN	Reserved	nRING	MOUSE	KBD	RI1	RI2	Reserved	0x00

#### PME Enable Register 2 (PME\_EN2)

Register Location: <PM1\_BLK>+Fh System I/O Space

Default Value: 00h on Vbat POR Attribute: Read/Write (Note 0)

Size: 8-bits

D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
GP17	GP16	GP15	GP14	GP13	GP12	GP11	GP10	0x00

- The PME Enable registers enable the individual FDC37B72x wake sources onto the nPME bus.
- When the PME Enable register bit for a wake source is active ("1"), if the source asserts a wake event and the PME\_En bit is "1", the source will assert the PCI nPME signal.
- When the PME Enable register bit for a wake source is inactive ("0"), the PME Status register will indicate the state of the wake source but will not assert the PCI nPME signal.

#### **SMI Registers**

The FDC37B72x implements a group nSMI output pin. The nSMI group interrupt output consists of the enabled interrupts from each of the functional blocks in the chip plus other SMI events. The interrupts are enabled onto the group nSMI output via the SMI Enable Registers 1 and 2. The nSMI output is then enabled onto the group nSMI output pin via bit[7] in the SMI Enable Register 2. These SMI events can also be enabled as nPME/SCI events by setting the EN\_SMI\_PME bit, bit[6] of SMI Enable Register 2.

This register is also used to enable the group nSMI output onto the nSMI Serial/Parallel IRQ pin and the routing of 8042 P12 internally to nSMI.

#### SMI Status Register 1 (SMI\_STS1)

Register Location: <PM1\_BLK>+12h System I/O Space

Default Value: 00h on Vbat POR Attribute: Read/Write Size: 8-bits

DESCRIPTION
This register is used to read the status of the SMI inputs.
The following bits must be cleared at their source.  Bit[0] Reserved Bit[1] PINT (Parallel Port Interrupt) Bit[2] U2INT (UART 2 Interrupt) Bit[3] U1INT (UART 1 Interrupt) Bit[4] FINT (Floppy Disk Controller Interrupt) Bit[5] GPINT2 (Group Interrupt 2) Bit[6] GPINT1 (Group Interrupt 1) Bit[7] WDT (Watch Dog Timer)

SMI Status Register 2 (SMI\_STS2)

Register Location: <PM1\_BLK>+13h System I/O Space
Default Value: 00h on Vbat POR
Attribute: Read/Write Size: 8-bits

NAME	DESCRIPTION
SMI Status Register 2	This register is used to read the status of the SMI inputs.
	Bit[0] MINT: Mouse Interrupt. Cleared at source.
Default = 0x00	Bit[1] KINT: Keyboard Interrupt. Cleared at source.
on Vbat POR	Bit[2] IRINT: This bit is set by a transition on the IR pin (RXD2 or IRRX2 as selected by Bit 6 of Configuration Register 0xF1 in Logical Device 5, i.e., after the MUX). Cleared by a read of this register.  Bit[3] BINT: Cleared by a read of this register.
	Bit[4] P12: 8042 P1.2. Cleared at source Bits[5:6] Reserved Bit[7] SLP_EN_SMI. The SLP_EN SMI status bit. Cleared by a read of this register. (See Sleep Enable Config Reg.) 0=no SMI due to setting SLP_EN bit 1=SMI generated due to setting SLP_EN bit.

SMI Enable Register 1 (SMI\_EN1)
Register Location: < PM1\_BLK >+14h System I/O Space
Default Value: 00h on Vbat POR

Attribute: Read/Write 8-bits Size:

NAME	DESCRIPTION
SMI Enable Register 1	This register is used to enable the different interrupt sources onto the group
	nSMI output.
Default = 0x00	1=Enable
on Vbat POR	0=Disable
	Bit[0] EN_RING
	Note: the PME status bit for RING is used as the SMI status bit for RING
	(see PME Status Register).
	Bit[1] EN_PINT
	Bit[2] EN_U2INT
	Bit[3] EN_U1INT
	Bit[4] EN_FINT
	Bit[5] EN_GPINT2
	Bit[6] EN_GPINT1
	Bit[7] EN_WDT

SMI Enable Register 2 (SMI\_EN2)

Register Location: < PM1\_BLK >+15h System I/O Space

Default Value: 00h on Vbat POR
Attribute: Read/Write Size: 8-bits

NAME	DESCRIPTION
SMI Enable	This register is used to enable the different interrupt sources onto the group
Register 2	nSMI output, and the group nSMI output onto the nSMI GPI/O pin.
	Unless otherwise noted,
Default = 0x00	1=Enable
on Vbat POR	0=Disable
	Bit[0] EN_MINT
	Bit[1] EN_KINT
	Bit[2] EN_IRINT
	Bit[3] EN_BINT
	Bit[4] EN_P12: Enable 8042 P1.2 to route internally to nSMI
	0=Do not route to nSMI
	1=Enable routing to nSMI.
	Bit[5] Reserved
	Bit[6] EN_SMI_PME: Enable the group nSMI output into the PME interface
	logic.
	0= Group SMI output does not go to PME interface logic
	1= Enable group SMI output to PME interface logic
	Bit[7] EN_SMI: Enable the group nSMI output onto the nSMI pin or Serial IRQ
	frame (IRQ2).
	0=SMI pin floats
	1=Enable group nSMI output onto nSMI pin or serial IRQ frame
	Note: the selection of either the nSMI pin or serial IRQ frame is done via bit 7
	of the IRQ Mux Control Register (0xC0 in Logical Device 8).

#### **Either Edge Triggered Interrupts**

Four GPIO pins are implemented that allow an interrupt to be generated on both a high-to-low and a low-to-high edge transition, instead of one or the other as selected by the polarity bit.

The either edge triggered interrupts function as follows: Selecting the Either Edge Triggered Interrupt (EETI) function for these GPIO pins is applicable when the combined interrupt is enabled for the GPIO pin (GPINT1 for GP11 and GP12, and GPINT2 for GP53 and GP54). Otherwise, selection of the EETI function will produce no function for the pin. If the EETI

function is selected for the GPIO pin, then the bits that control input/output, polarity and open collector/push-pull have no effect on the function of the pin. However, the polarity bit does affect the value of the GP bit (i.e., register GP1, bit 2 for GP12).

An interrupt occurs if the status bit is set and the interrupt is enabled. The status bits indicate which of the EETI interrupts transitioned. These status bits are located in the MSC\_STS register. The status is valid whether or not the interrupt is enabled and whether or not the EETI function is selected for the pin.

#### Miscellaneous Status Register

The MSC\_STS register is implemented as follows to hold the status bits of these four GPIOs.

Miscellaneous Status Register (PM1 STS)

Register Location: <PM1\_BLK>+16h System I/O Space


Default Value: 00h on Vbat POR Attribute: Read/Write (Note 0)

Size: 8-bits

BIT	NAME	DEFINITION
0	EETI1_STS	Either Edge Triggered Interrupt Input 1 Status. This bit is set when an edge occurs on the GP11 pin. This bit is cleared by writing a 1 to this bit position (writing a 0 has no effect).
1	EETI2_STS	Either Edge Triggered Interrupt Input 2 Status. This bit is set when an edge occurs on the GP12 pin. This bit is cleared by writing a 1 to this bit position (writing a 0 has no effect).
2	EETI3_STS	Either Edge Triggered Interrupt Input 3 Status. This bit is set when an edge occurs on the GP53 pin. This bit is cleared by writing a 1 to this bit position (writing a 0 has no effect).
3	EETI4_STS	Either Edge Triggered Interrupt Input 4 Status. This bit is set when an edge occurs on the GP54 pin. This bit is cleared by writing a 1 to this bit position (writing a 0 has no effect).
4	VTRPOR_STS	This bit is set upon VTR POR. This bit is cleared by writing a 1 to this bit position (writing a 0 has no effect). Additionally, when the system turns on (nPowerOn active low) due to a VTR POR, then an SCI is generated.
5-7	Reserved	Reserved. This bit always returns zero.

#### SMI/PME/SCI Logic

The logic for the SMI, PME and SCI signals is shown in the figures that follow.



TIOUNE 7 - 1 MIL/OUT LOUIS




FIGURE 8 - SMI/PME LOGIC

## **CONFIGURATION**

The Configuration of the FDC37B72x is very flexible and is based on the configuration architecture implemented in typical Plug-and-Play components. The FDC37B72x is designed for motherboard applications in which the resources required by their components are known. With its flexible resource allocation architecture, the FDC37B72x allows the BIOS to assign resources at POST.

#### SYSTEM ELEMENTS

#### **Primary Configuration Address Decoder**

After a hard reset (RESET\_DRV pin asserted) or Vcc Power On Reset the FDC37B72x is in the Run Mode with all logical devices disabled. The logical devices may be configured through two standard Configuration I/O Ports (INDEX and DATA) by placing the FDC37B72x into Configuration Mode. The BIOS uses these configuration ports to initialize the logical devices

at POST. The INDEX and DATA ports are only valid when the FDC37B72x is in Configuration Mode.

The SYSOPT pin is latched on the falling edge of the RESET\_DRV or on Vcc Power On Reset to determine the configuration register's base address. The SYSOPT pin is used to select the CONFIG PORT's I/O address at power-up. Once powered up the configuration port base address can be changed through configuration registers CR26 and CR27. The SYSOPT pin is a hardware configuration pin which is shared with the nRTS1 signal on pin 115. During reset this pin is a weak active low signal which sinks 30µA. Note: All I/O addresses are qualified with AEN.

The INDEX and DATA ports are effective only when the chip is in the Configuration State.

PORT NAME	SYSOPT= 0 (Pull-down resistor) Refer to Note 1	SYSOPT= 1 (10K Pull-up resistor)	TYPE
CONFIG PORT (Note 2)	0x03F0	0x0370	Write
INDEX PORT (Note 2)	0x03F0	0x0370	Read/Write
DATA PORT	INDEX PORT + 1		Read/Write

Note 1: If using TTL RS232 drivers use 1K pull-down. If using CMOS RS232 drivers use 10K pull-down. Note 2: The configuration port base address can be relocated through CR26 and CR27.

#### **Entering the Configuration State**

The device enters the Configuration State when the following Config Key is successfully written to the CONFIG PORT.

Config Key = < 0x55>

When in configuration mode, all logical devices function properly. Entering and exiting configuration mode has no effect on the devices.

#### **CONFIGURATION SEQUENCE**

#### **Exiting the Configuration State**

The device exits the Configuration State when the following Config Key is successfully written to the CONFIG PORT.

Config Key = < 0xAA>

To program the configuration registers, the following sequence must be followed:

1. Enter Configuration Mode

- 2. Configure the Configuration Registers
- 3. Exit Configuration Mode.

#### **Enter Configuration Mode**

To place the chip into the Configuration State the Config Key is sent to the chip's CONFIG PORT. The config key consists of a write of 0x55 data to the CONFIG PORT. Once the initiation key is received correctly the chip enters into the Configuration State (The auto Config ports are enabled).

#### Configuration Mode

The system sets the logical device information and activates desired logical devices through the INDEX and DATA ports. In configuration mode, the INDEX PORT is located at the CONFIG PORT address and the DATA PORT is at INDEX PORT address + 1.

The desired configuration registers are accessed in two steps:

- a. Write the index of the Logical Device Number Configuration Register (i.e., 0x07) to the INDEX PORT and then write the number of the desired logical device to the DATA PORT
- b. Write the address of the desired configuration register within the logical device to the INDEX PORT and then write or read the configuration register through the DATA PORT.

Note: if accessing the Global Configuration Registers, step (a) is not required.

#### Exit Configuration Mode

To exit the Configuration State the system writes 0xAA to the CONFIG PORT. The chip returns to the RUN State.

Note: Only two states are defined (Run and Configuration). In the Run State the chip will always be ready to enter the Configuration State.

#### Programming Example

The following is an example of a configuration program in Intel 8086 assembly language.

; ENTER CONFIGURATION MODE | MOVDX,3F0H MOVAX,055H CLI; disable interrupts OUTDX,AL STI; enable interrupts ; CONFIGURE REGISTER CRE0, ; LOGICAL DEVICE 8 MOVDX,3F0H MOVAL,07H OUTDX,AL ; Point to LD# Config Reg MOVDX,3F1H MOVAL, 08H OUTDX,AL ; Point to Logical Device 8 MOVDX,3F0H MOVAL,E0H OUTDX,AL; Point to CRE0 MOVDX,3F1H MOVAL,02H OUTDX,AL; Update CRE0 ; EXIT CONFIGURATION MODE MOVDX,3F0H MOVAX,0AAH OUTDX,AL

Notes: 1. HARD RESET: RESET\_DRV pin asserted

2. SOFT RESET: Bit 0 of Configuration Control register set to one

3. All host accesses are blocked for 500µs after Vcc POR (see Power-up Timing Diagram)

### **CONFIGURATION REGISTERS**

INDEX	TYPE	HARD RESET	Vcc POR	Vtr POR	Vbat POR	SOFT RESET	CONFIGURATION REGISTER
			GLOBAL (	CONFIGURA	TION REGIS	STERS	
0x02	W	0x00	0x00	0x00	-	-	Config Control
0x03	R/W	0x03	0x03	0x03	-	-	Index Address
0x07	R/W	0x00	0x00	0x00	=	0x00	Logical Device Number
0x20	R	0x4C	0x4C	0x4C	-	0x4C	Device ID - hard wired
0x21	R	0x00	0x00	0x00	-	0x00	Device Rev - hard wired
0x22	R/W	0x00 <sup>(Note 0)</sup>	0x00 <sup>(Note 0)</sup>	0x00 <sup>(Note 0)</sup>	-	0x00 <sup>(Note 0)</sup>	Power Control
0x23	R/W	0x00	0x00	0x00	-	-	Power Mgmt
0x24	R/W	0x04	0x04	0x04	-	-	OSC
0x26	R/W	Sysopt=0: 0xF0 Sysopt=1: 0x70	Sysopt=0: 0xF0 Sysopt=1: 0x70	-	-	-	Configuration Port Address Byte 0
0x27	R/W	Sysopt=0: 0x03 Sysopt=1: 0x03	Sysopt=0: 0x03 Sysopt=1: 0x03	-	-	-	Configuration Port Address Byte 1
0x28	R/W	0x00	0x00	-	-	0x00	Clock Mask Register
0x2B	R/W	-	0x00	0x00	-	-	TEST 4
0x2C	R/W	-	0x00	0x00	-	-	TEST 5
0x2D	R/W	-	0x00	0x00	-	-	TEST 1
0x2E	R/W	-	0x00	0x00	-	-	TEST 2
0x2F	R/W	-	0x00	0x00	-	-	TEST 3
	•	LOG	ICAL DEVICE	0 CONFIGUR	RATION RE	GISTERS (FD	D)
0x30	R/W	0x00	0x00	0x00	-	0x00	Activate
0x60, 0x61	R/W	0x03, 0xF0	0x03, 0xF0	0x03, 0xF0	-	0x03, 0xF0	Primary Base I/O Address
0x70	R/W	0x06	0x06	0x06	-	0x06	Primary Interrupt Select
0x74	R/W	0x02	0x02	0x02	-	0x02	DMA Channel Select
0xF0	R/W	0x0E	0x0E	0x0E	-	-	FDD Mode Register
0xF1	R/W	0x00	0x00	0x00	-	-	FDD Option Register
0xF2	R/W	0xFF	0xFF	0xFF	-	-	FDD Type Register
0xF4	R/W	0x00	0x00	0x00	-	-	FDD0
0xF5	R/W	0x00	0x00	0x00	-	-	FDD1
	ı	LOGIC	AL DEVICE 1 C	ONFIGURA	TION REGIS	STERS (Rese	rved)
		LOGIC	AL DEVICE 2 (	ONFIGURA	TION REGIS	STERS (Rese	rved)
		LOGICA	L DEVICE 3 CO	ONFIGURATI	ON REGIST	ERS (Paralle	l Port)
0x30	R/W	0x00	0x00	0x00	-	0x00	Activate

INDEX	TYPE	HARD RESET	Vcc POR	Vtr POR	Vbat POR	SOFT RESET	CONFIGURATION REGISTER
0x60, 0x61	R/W	0x00, 0x00	0x00, 0x00	0x00, 0x00	-	0x00, 0x00	Primary Base I/O Address
0x70	R/W	0x00	0x00	0x00	-	0x00	Primary Interrupt Select
0x74	R/W	0x04	0x04	0x04	-	0x04	DMA Channel Select
0xF0	R/W	0x3C	0x3C	0x3C	-	-	Parallel Port Mode Register
0xF1	R/W	0x00	0x00	0x00	-	-	Parallel Port Mode Register 2
	•	LOGICA	L DEVICE 4 CO	NFIGURATI	ON REGIS	TERS (Serial	Port 1)
0x30	R/W	0x00	0x00	0x00	-	0x00	Activate
0x60, 0x61	R/W	0x00, 0x00	0x00, 0x00	0x00, 0x00	-	0x00, 0x00	Primary Base I/O Address
0x70	R/W	0x00	0x00	0x00	-	0x00	Primary Interrupt Select
0xF0	R/W	0x00	0x00	0x00	-	-	Serial Port 1 Mode Register
	•	LOGICA	L DEVICE 5 CO	ONFIGURATI	ON REGIS	TERS (Serial	Port 2)
0x30	R/W	-	-	0x00	-	-	Activate
0x60, 0x61	R/W	0x00, 0x00	0x00, 0x00	0x00, 0x00	-	0x00, 0x00	Primary Base I/O Address
0x70	R/W	0x00	0x00	0x00	-	0x00	Primary Interrupt Select
0xF0	R/W	0x00	0x00	0x00	-	-	Serial Port 2 Mode Register
0xF1	R/W	0x02	0x02	0x02	-	-	IR Options Register
0xF2	R/W	0x03	0x03	0x03	-	-	IR Half Duplex Timeout
		LOGIC	AL DEVICE 6 (	ONFIGURA	TION REGIS	STERS (Rese	rved)
		LOGIC	AL DEVICE 7 (	CONFIGURA	TION REGIS	STERS (Keyb	oard)
0x30	R/W	0x00	0x00	0x00	-	0x00	Activate
0x70	R/W	0x00	0x00	0x00	-	0x00	Primary Interrupt Select
0x72	R/W	0x00	0x00	0x00	-	0x00	Second Interrupt Select
0xF0	R/W	0x00	0x00	0x00	-	-	KRESET and GateA20 Select
		LOGI	CAL DEVICE 8	CONFIGURA	ATION REG	ISTERS (Aux	1/0)
0x30	R/W	0x00	0x00	0x00	-	0x00	Activate
0xB0	R/W	-	-	-	0x00	-	Soft Power Enable Register 1 3
0xB1	R/W	-	-	-	0x80	-	Soft Power Enable Register 2 3
0xB2	R/W	-	-	-	0x00	-	Soft Power Status Register 1
0xB3	R/W	-	-	-	0x00	-	Soft Power Status Register 2
0xB8	R/W	-	-	-	0x00	-	Delay 2 Time Set Register
0xC0	R/W	0x00	0x00	-	-	-	IRQ Mux Control 3

INDEX	TYPE	HARD RESET	Vcc POR	Vtr POR	Vbat POR	SOFT RESET	CONFIGURATION REGISTER
0xC1	R/W	0x01	0x01	-	-	-	Force Disk Change
0xC2	R	-	-	=	=	-	Floppy Data Rate Select Shadow
0xC3	R	-	-	=	=	-	UART1 FIFO Control Shadow
0xC4	R	-	-	-	-	-	UART2 FIFO Control Shadow
0xC5	R/W	0x00	0x00	-	-	-	FDC Forced Write Protect
0xC6	R/W		=	-	0x00	-	Ring Filter Select <sup>3</sup>
0xC8	R/W	-	-	-	0x01	-	GP50 <sup>3</sup>
0xCA	R/W	-	-	-	0x09	-	GP52 <sup>3</sup>
0xCB	R/W	-	-	-	0x01	-	GP53 <sup>3</sup>
0xCC	R/W	-	-	-	0x01	-	GP54 <sup>3</sup>
0xD0	R/W	-	-	-	0x01	-	GP60 <sup>3</sup>
0xD1	R/W	-	-	-	0x01	-	GP61 <sup>3</sup>
0xD2	R/W	-	-	-	0x01	-	GP62 <sup>3</sup>
0xD3	R/W	-	-	-	0x01	-	GP63 <sup>3</sup>
0xD4	R/W	-	-	-	0x01	-	GP64 <sup>3</sup>
0xD5	R/W	-	-	-	0x01	-	GP65 <sup>3</sup>
0xD6	R/W	-	-	-	0x01	-	GP66 <sup>3</sup>
0xD7	R/W	-	-	-	0x01	-	GP67 <sup>3</sup>
0xE0	R/W	-	-	-	0x01	-	GP10 <sup>3</sup>
0xE1	R/W	-	-	-	0x01	-	GP11 <sup>3</sup>
0xE2	R/W	-	-	-	0x01	-	GP12 <sup>3</sup>
0xE3	R/W	-	-	-	0x01	-	GP13 <sup>3</sup>
0xE4	R/W	-	-	-	0x01	-	GP14 <sup>3</sup>
0xE5	R/W	-	-	-	0x01	-	GP15 <sup>3</sup>
0xE6	R/W	=	=	-	0x01	-	GP16 <sup>3</sup>
0xE7	R/W	-	-	-	0x01	-	GP17 <sup>3</sup>
0xEF	R/W	=	=	-	0x00	-	GP_INT2 <sup>3</sup>
0xF0	R/W	-	-	-	0x00	-	GP_INT1 <sup>3</sup>
0xF1	R/W	0x00	0x00	0x00	-	-	WDT_UNITS
0xF2	R/W	0x00	0x00	0x00	-	-	WDT_VAL
0xF3	R/W	0x00	0x00	0x00	-	-	WDT_CFG
0xF4	R/W <sup>(1)</sup>	Note 5	Note 5	0x00	-	-	WDT_CTRL
0xF6	R/W	-	=	-	0x00	-	GP1 <sup>3</sup>
0xF9	R/W	-	=	-	0x00	-	GP5 <sup>3</sup>
0xFA	R/W	-	-	-	0x00	-	GP6 <sup>3</sup>

INDEX	TYPE	HARD RESET	Vcc POR	Vtr POR	Vbat POR	SOFT RESET	CONFIGURATION REGISTER
	LOGICAL DEVICE A CONFIGURATION REGISTERS (ACPI)						
0x30	R/W	0x00	0x00	0x00	-	0x00	Activate 4
0x60,	R/W	0x00,	0x00,	0x00,	-	0x00,	Primary Base I/O Address
0x61 <sup>(2)</sup>		0x00	0x00	0x00		0x00	PM1_BLK
0x70	R/W	-	-	-	0x00	-	Primary Interrupt Select 3
0xF0	R/W	-	-	-	0x00	-	Sleep/Wake Configuration <sup>3</sup>

#### Notes

- Note 0: CR22 Bit 5 is reset on Vtr POR only
- Note 1: This register contains some bits which are read or write only.
- Note 2: Register 60 is the high byte; 61 is the low byte. For example to set the primary base address to 1234h, write 12h into 60, and 34h into 61.
- Note 3: These configuration registers are powered by Vtr and battery backed up.

  Note 4: The Activate bit for Logical Device A does not effect the generation of an interrupt (SCI).

  Note 5: Bits[0,2-7] are cleared on a V<sub>CC</sub> POR or RESET\_DRV.

### Chip Level (Global) Control/Configuration Registers [0x00-0x2F]

The chip-level (global) registers lie in the address range [0x00-0x2F]. The design MUST use all 8 bits of the ADDRESS Port for register selection. All unimplemented registers and bits ignore writes and return zero when read.

The INDEX PORT is used to select a configuration register in the chip. The DATA PORT is then used to access the selected register. These registers are accessible only in the Configuration Mode.

**TABLE 63 - CHIP LEVEL REGISTERS** 

REGISTER	ADDRESS	DESCRIPTION	STATE				
Chip (Global) Control Registers  0x00 - Reserved - Writes are ignored, reads return 0.							
	0x00 - 0x01	Reserved - Writes are ignored, reads return 0.					
Config Control  Default = 0x00 on Vcc POR or Reset_Drv	0x02 W	The hardware automatically clears this bit after the write, there is no need for software to clear the bits.  Bit 0 = 1: Soft Reset. Refer to the "Configuration Registers" table for the soft reset value for each register.	С				
Index Address  Default = 0x03 on Vcc POR or Reset_Drv	0x03 R/W 0x04 - 0x06	Bit[7] = 1					
Logical Device #  Default = 0x00 on Vcc POR or Reset_Drv	0x07 R/W	A write to this register selects the current logical device. This allows access to the control and configuration registers for each logical device. Note: the Activate command operates only on the selected logical device.	С				
Card Level Reserved	0x08 - 0x1F	Reserved - Writes are ignored, reads return 0.					
		Chip Level, SMSC Defined					

REGISTER	ADDRESS	DESCRIPTION	STATE
Device ID  Hard wired = 0x4C	0x20 R	A read only register which provides device identification. Bits[7:0] = 0x4C when read	С
Device Rev Hard wired = 0x00	0x21 R	A read only register which provides device revision information. Bits[7:0] = 0x00 when read	С
PowerControl  Default = 0x00. on Vcc POR or Reset_Drv hardware signal.	0x22 R/W	Bit[0] FDC Power Bit[1] Reserved Bit[2] Reserved Bit[3] Parallel Port Power Bit[4] Serial Port 1 Power Bit[5] Serial Port 2 Power Bit[6] Reserved Bit[7] Reserved = 0 Power off or disabled = 1 Power on or enabled	С
Power Mgmt  Default = 0x00. on Vcc POR or Reset_Drv hardware signal	0x23 R/W	Bit[0] FDC Bit[1] Reserved Bit[2] Reserved Bit[3] Parallel Port Bit[4] Serial Port 1 Bit[5] Serial Port 2 Bit[6] Reserved (read as 0) Bit[7] Reserved (read as 0) = 0	С
OSC  Default = 0x04, on Vcc POR or Reset_Drv hardware signal.	0x24 R/W	Bit[0] Reserved Bit [1] PLL Control = 0	С
Chip Level Vendor Defined	0x25	Reserved - Writes are ignored, reads return 0.	

REGISTER	ADDRESS	DESCRIPTION	STATE
Configuration Address Byte 0 Default=0xF0 (Sysopt=0) =0x70 (Sysopt=1) on Vcc POR or Reset Drv	0x26	Bit[7:1] Configuration Address Bits [7:1] Bit[0] = 0 See Note 1 Below	С
Configuration Address Byte 1  Default = 0x03 on Vcc POR or Reset_Drv	0x27	Bit[7:0] Configuration Address Bits [15:8] See Note 1 Below	С
Chip Level Vendor Defined	0x28 -0x2A	Reserved - Writes are ignored, reads return 0.	
TEST 4	0x2B R/W	Test Modes: Reserved for SMSC. Users should not write to this register, may produce undesired results.	С
TEST 5	0x2C R/W	Test Modes: Reserved for SMSC. Users should not write to this register, may produce undesired results.	С
TEST 1	0x2D R/W	Test Modes: Reserved for SMSC. Users should not write to this register, may produce undesired results.	С
TEST 2	0x2E R/W	Test Modes: Reserved for SMSC. Users should not write to this register, may produce undesired results.	С
TEST 3  Default = 0x00, on Vcc POR or Reset_Drv hardware signal.	0x2F R/W	Test Modes: Reserved for SMSC. Users should not write to this register, may produce undesired results.	С

Note 1: To allow the selection of the configuration address to a user defined location, these Configuration Address Bytes are used. There is no restriction on the address chosen, except that A0 is 0, that is, the address must be on an even byte boundary. As soon as both bytes are changed, the configuration space is moved to the specified location with no delay (Note: Write byte 0, then byte 1; writing CR27 changes the base address).

The configuration address is only reset to its default address upon a Hard Reset or Vcc POR. Note: The default configuration address is either 3F0 or 370, as specified by the SYSOPT pin.

This change affects SMSC Mode only.

# Logical Device Configuration/Control Registers [0x30-0xFF]

Used to access the registers that are assigned to each logical unit. This chip supports seven logical units and has seven sets of logical device registers. The logical devices are Floppy, Parallel Port, Serial Port 1 and Serial Port 2, Keyboard Controller, Auxiliary I/O and ACPI. A separate set (bank) of control and configuration register exists for each logical device and is selected with the Logical Device # Register (0x07).

The INDEX PORT is used to select a specific logical device register. These registers are then accessed through the DATA PORT.

The Logical Device registers are accessible only when the device is in the Configuration State. The logical register addresses are:

#### **Logical Device Registers**

**TABLE 64 - LOGICAL DEVICE REGISTERS** 

LOGICAL DEVICE			
REGISTER	ADDRESS	DESCRIPTION	STATE
Activate Note1	(0x30)	Bits[7:1] Reserved, set to zero. Bit[0]	С
Default = 0x00 on Vcc POR or Reset_Drv Note 2		= 1 Activates the logical device currently selected through the Logical Device # register.	
	(0.04.0.07)	= 0 Logical device currently selected is inactive	
Logical Device Control	(0x31-0x37)	Reserved - Writes are ignored, reads return 0.	С
Logical Device Control	(0x38-0x3f)	Vendor Defined - Reserved - Writes are ignored, reads return 0.	С
Mem Base Addr	(0x40-0x5F)	Reserved - Writes are ignored, reads return 0.	С
I/O Base Addr. (see Device Base I/O Address Table)	(0x60-0x6F) 0x60,2, = addr[15:8]	Registers 0x60 and 0x61 set the base address for the device. If more than one base address is required, the second base address is set by registers 0x62 and 0x63.	С
Default = 0x00 on Vcc POR or	0x61,3, = addr[7:0]	Refer to - I/O Base Address Configuration Register Description - for the number of base address registers used by each device.	
Reset_Drv		Unused registers will ignore writes and return zero when read.	
Interrupt Select  Defaults: 0x70 = 0x00, on Vcc POR or Reset_Drv  0x72 = 0x00, on Vcc POR or Reset Drv	(0x70,072)	0x70 is implemented for each logical device. Refer to Interrupt Configuration Register description. Only the keyboard controller uses Interrupt Select register 0x72. Unused register (0x72) will ignore writes and return zero when read. Interrupts default to edge high (ISA compatible).	С

LOGICAL DEVICE REGISTER	ADDRESS	DESCRIPTION	STATE
	(0x71,0x73)	Reserved - not implemented. These register locations ignore writes and return zero when read.	
DMA Channel Select  Default = 0x04 on Vcc POR or Reset_Drv	(0x74,0x75)	Only 0x74 is implemented for FDC, Serial Port 2 and Parallel port. 0x75 is not implemented and ignores writes and returns zero when read. Refer to DMA Channel Configuration.	С
32-Bit Memory Space Configuration	(0x76-0xA8)	Reserved - not implemented. These register locations ignore writes and return zero when read.	
Logical Device	(0xA9-0xDF)	Reserved - not implemented. These register locations ignore writes and return zero when read.	С
Logical Device Config.	(0xE0-0xFE)	Reserved - Vendor Defined (see SMSC defined Logical Device Configuration Registers)	С
Reserved	0xFF	Reserved	С

Note 1: A logical device will be active and powered up according to the following equation:

DEVICE ON (ACTIVE) = (Activate Bit SET or Pwr/Control Bit SET).

The Logical device's Activate Bit and its Pwr/Control Bit are linked such that setting or clearing one sets or clears the other.

Note: If the I/O Base Addr of the logical device is not within the Base I/O range as shown in the Logical Device I/O map, then read or write is not valid and is ignored.

Note 2. The activate bit for Logical Device 5 (Serial Port 2) is reset on Vtr POR only.

# I/O Base Address Configuration Register

Table 65 - I/O Base Address Configuration Register Description

1.001047	i abie 6	o - I/O Base A	ddress Configuration R	egister Description
LOGICAL DEVICE NUMBER	LOGICAL DEVICE	REGISTER INDEX	BASE I/O RANGE (NOTE3)	FIXED BASE OFFSETS
0x00	FDC (Note 4)	0x60,0x61	[0x100:0x0FF8] ON 8 BYTE BOUNDARIES	+0: SRA +1: SRB +2: DOR +3: TSR +4: MSR/DSR +5: FIFO +7: DIR/CCR
0x03	Parallel Port	0x60,0x61	[0x100:0x0FFC] ON 4 BYTE BOUNDARIES (EPP Not supported) or [0x100:0x0FF8] ON 8 BYTE BOUNDARIES (all modes supported, EPP is only available when the base address is on an 8-byte boundary)	+0: Data ecpAfifo +1: Status +2: Control +3: EPP Address +4: EPP Data 0 +5: EPP Data 1 +6: EPP Data 2 +7: EPP Data 3 +400h: cfifo ecpDfifo tfifo  cnfgA +401h: cnfgB +402h: ecr
0x04	Serial Port 1	0x60,0x61	[0x100:0x0FF8] ON 8 BYTE BOUNDARIES	+0: RB/TB LSB div +1: IER MSB div +2: IIR/FCR +3: LCR +4: MSR +5: LSR +6: MSR +7: SCR
0x05	Serial Port 2	0x60,0x61	[0x100:0x0FF8] ON 8 BYTE BOUNDARIES	+0: RB/TB LSB div +1: IER MSB div +2: IIR/FCR +3: LCR +4: MSR +5: LSR +6: MSR +7: SCR
0x07	KYBD	n/a	Not Relocatable Fixed Base Address: 60,64	+0 : Data Register +4 : Command/Status Reg.
0x08	AUX I/O	n/a	Not Relocatable	n/a

LOGICAL			BASE I/O	
DEVICE NUMBER	LOGICAL DEVICE	REGISTER INDEX	RANGE (NOTE3)	FIXED BASE OFFSETS
0x0A	ACPI	0x60,0x61	[0x00:0x0FE7]	2/102 011 0210
			ON 24 BYTE BOUNDARIES	

Note 3:This chip uses ISA address bits [A11:A0] to decode the base address of each of its logical devices.

### **Interrupt Select Configuration Register**

**Table 66 - Interrupt Select Configuration Register Description** 

NAME	REG INDEX	DEFINITION	STATE
Interrupt	0x70 (R/W)	Bits[3:0] selects which interrupt level is used for	С
Request Level		Interrupt 0.	
Select 0		0x00=no interrupt selected.	
		0x01=IRQ1	
D-f16 000		0x02=IRQ2	
Default = 0x00		•	
on Vcc POR or		•	
Reset_Drv		•	
		0x0E=IRQ14	
		0x0F=IRQ15	
		Note: All interrupts are edge high (except ECP/EPP)	

Note: An Interrupt is activated by setting the Interrupt Request Level Select 0 register to a non-zero value AND:

for the FDC logical device by setting DMAEN, bit D3 of the Digital Output Register. for the PP logical device by setting IRQE, bit D4 of the Control Port and in addition for the PP logical device in ECP mode by clearing serviceIntr, bit D2 of the ecr. for the Serial Port logical device by setting any combination of bits D0-D3 in the IER and by setting the OUT2 bit in the UART's Modem Control (MCR) Register. for the KYBD by (refer to the KYBD controller section of this spec.)

Note:IRQ pins must tri-state if not used/selected by any Logical Device. Refer to Note A.

### **DMA Channel Select Configuration Register**

Table 67 - DMA Channel Select Configuration Register Description

NAME	REG INDEX	DEFINITION	STATE
DMA Channel	0x74 (R/W)	Bits[2:0] select the DMA Channel.	С
Select		0x00=DMA0	
		0x01=DMA1	
Default = 0x04		0x02=DMA2	
on Vcc POR or		0x03=DMA3	
Reset_Drv		0x04-0x07= No DMA active	

Note: A DMA channel is activated by setting the DMA Channel Select register to [0x00-0x03] AND :

for the FDC logical device by setting DMAEN, bit D3 of the Digital Output Register.

for the PP logical device in ECP mode by setting dmaEn, bit D3 of the ecr. for the UART 2 logical device, by setting the DMA Enable bit. Refer to the IRCC specification.

Note: DMAREQ pins must tri-state if not used/selected by any Logical Device. Refer to Note A. Note A. Logical Device IRQ and DMA Operation

- IRQ and DMA Enable and Disable: Any time the IRQ or DACK for a logical block is disabled by a register bit in that logical block, the IRQ and/or DACK must be disabled. This is in addition to the IRQ and DACK disabled by the Configuration Registers (active bit or address not valid).
- FDC: For the following cases, the IRQ and DACK used by the FDC are disabled (high impedance). Will not respond to the DREQ
  - (a) Digital Output Register (Base+2) bit D3 (DMAEN) set to "0".
  - (b) The FDC is in power down (disabled).
- Serial Port 1 and 2: Modem Control Register (MCR) Bit D2 (OUT2) When OUT2 is a logic "0", the serial port interrupt is forced to a high impedance state - disabled.
- 4) Parallel Port: SPP and EPP modes: Control Port (Base+2) bit D4 (IRQE) set to "0", IRQ is disabled (high impedance).
  - 1) ECP Mode:
    - (a) (DMA) dmaEn from ecr register. See table.
    - (b) IRQ See table.

MODE (FROM ECR REGISTER)		IRQ PIN CONTROLLED BY	PDREQ PIN CONTROLLED BY
000	PRINTER	IRQE	dmaEn
001	SPP	IRQE	dmaEn
010	FIFO	(on)	dmaEn
011	ECP	(on)	dmaEn
100	EPP	IRQE	dmaEn
101	RES	IRQE	dmaEn
110	TEST	(on)	dmaEn
111	CONFIG	IRQE	dmaEn

1) Keyboard Controller: Refer to the KBD section of this spec.

### **SMSC Defined Logical Device Configuration Registers**

The SMSC Specific Logical Device Configuration Registers reset to their default values only on hard resets generated by Vcc POR or VTR POR or VBAT POR (as shown) or the RESET\_DRV signal. These registers are not affected by soft resets.

Table 68 - Floppy Disk Controller, Logical Device 0 [Logical Device Number = 0x00]

Table 68 - Floppy Disk Controller, Logical Device 0 [Logical Device Number = 0x00]			
NAME	REG INDEX	DEFINITION	STATE
FDD Mode Register  Default = 0x0E on Vcc POR or Reset_Drv	0xF0 R/W	Bit[0] Floppy Mode  = 0 Normal Floppy Mode (default)  = 1 Enhanced Floppy Mode 2 (OS2)  Bit[1] FDC DMA Mode  = 0 Burst Mode is enabled  = 1 Non-Burst Mode (default)  Bit[3:2] Interface Mode  = 11 AT Mode (default)  = 10 (Reserved)  = 01 PS/2  = 00 Model 30  Bit[4] Swap Drives 0,1 Mode  = 0 No swap (default)  = 1 Drive and Motor sel 0 and 1 are swapped.  Bits[5] Reserved, set to zero.  Bit [6] Output Type Control:  0= FDC outputs are OD24 open drain (default)  1= FDC outputs are O24 push-pull.  Bit [7] FDC output Control:  0= FDC outputs active (default)  1= FDC outputs tristated  Note: these bits do not affect the parallel port FDC pins.	С
FDD Option Register  Default = 0x00  on Vcc POR or  Reset_Drv	0xF1 R/W	Bits[1:0] Reserved, set to zero Bits[3:2] Density Select  = 00 Normal (default)  = 01 Normal (reserved for users)  = 10 1 (forced to logic "1")  = 11 0 (forced to logic "0") Bit[5:4] Reserved, set to zero Bits[7:6] Boot Floppy  = 00 FDD 0 (default)  = 01 FDD 1  = 10 Reserved (neither drive A or B is a boot drive).  = 11 Reserved (neither drive A or B is a boot drive).	С

NAME	REG INDEX	DEFINITION	STATE
FDD Type Register  Default = 0xFF on Vcc POR or Reset_Drv	0xF2 R/W	Bits[1:0] Floppy Drive A Type Bits[3:2] Floppy Drive B Type Bits[5:4] Reserved (could be used to store Floppy Drive C type) Bits[7:6] Reserved (could be used to store Floppy Drive D type) Note: The FDC37B72x supports two floppy drives	С
	0xF3 R	Reserved, Read as 0 (read only)	С
FDD0  Default = 0x00 on Vcc POR or Reset_Drv	0xF4 R/W	Bits[1:0] Drive Type Select: DT1, DT0 Bits[2] Read as 0 (read only) Bits[4:3] Data Rate Table Select: DRT1, DRT0 Bits[5] Read as 0 (read only) Bits[6] Precompensation Disable PTS =0 Use Precompensation =1 No Precompensation Bits[7] Read as 0 (read only)	С
FDD1	0xF5 R/W	Refer to definition and default for 0xF4	С

# Parallel Port, Logical Device 3

Table 69 - Parallel Port, Logical Device 3 [Logical Device Number = 0x03]

NAME	REG INDEX	DEFINITION	STATE
PP Mode Register  Default = 0x3C on Vcc POR or Reset_Drv	0xF0 R/W	Bits[2:0] Parallel Port Mode  = 100	C
PP Mode Register 2  Default = 0x00 on Vcc POR or Reset_Drv	0xF1 R/W	Bits[1:0] PPFDC - muxed PP/FDC control  = 00 Normal Parallel Port Mode  = 01 PPFD1: Drive 0 is on the FDC pins	

### Serial Port 1, Logical Device 4

Table 70 - Serial Port 1, Logical Device 4 [Logical Device Number = 0x04]

NAME	REG INDEX	DEFINITION	STATE
Serial Port 1	0xF0 R/W	Bit[0] MIDI Mode	С
Mode Register		= 0 MIDI support disabled (default)	
Default = 0x00		= 1 MIDI support enabled	
on Vcc POR or		Bit[1] High Speed	
Reset Drv		= 0 High Speed Disabled(default)	
TKCSCI_DIV		= 1 High Speed Enabled	
		Bit[6:2] Reserved, set to zero	
		Bit[7]: Share IRQ	
		=0 UARTS use different IRQs	
		=1 UARTS share a common IRQ	
		See Note 1 below.	

- Note 1: To properly share and IRQ,

  1. Configure UART1 (or UART2) to use the desired IRQ pin.

  2. Configure UART2 (or UART1) to use No IRQ selected.

  3. Set the share IRQ bit.

Note: If both UARTs are configured to use different IRQ pins and the share IRQ bit is set, then both of the UART IRQ pins will assert when either UART generates an interrupt.

# Serial Port 2, Logical Device 5

Table 71 - Serial Port 2, Logical Device 5 [Logical Device Number = 0x05]

NAME	REG INDEX	2, Logical Device 5 [Logical Device Number = 0x05]  DEFINITION	STATE
Serial Port 2 Mode Register Default = 0x00 on Vcc POR or Reset_Drv	0xF0 R/W	Bit[0] MIDI Mode  = 0 MIDI support disabled (default)  = 1 MIDI support enabled  Bit[1] High Speed  = 0 High Speed disabled(default)  = 1 High Speed enabled  Bit[7:2] Reserved, set to zero	С
IR Option Register  Default = 0x02 on Vcc POR or Reset_Drv	0xF1 R/W	Bit[0] Receive Polarity  = 0	С
IR Half Duplex Timeout  Default = 0x03 on Vcc POR or Reset_Drv	0xF2	Bits [7:0] These bits set the half duplex time-out for the IR port. This value is 0 to 10msec in 100usec increments. 0= blank during transmit/receive 1= blank during transmit/receive + 100usec	

# KYBD, Logical Device 7

Table 72 - KYBD, Logical Device 7 [Logical Device Number = 0x07]

NAME	REG INDEX	DEFINITION	STATE
KRST_GA20	0xF0	KRESET and GateA20 Select	
Default = 0x00 on Vcc POR or Reset_Drv	R/W	Bit[7] Polarity Select for P12 = 0 P12 active low (default) = 1 P12 active high Bits[6:3] Reserved Bit[2] Port 92 Select = 0 Port 92 Disabled = 1 Port 92 Enabled Bit[1] GATEA20 Select = 0 Software Control = 1 Hardware Speed-up Bit[0] KRESET Select = 0 Software Control = 1 Hardware Speed-up	
	0xF1 -	Reserved - read as '0'	
	0xFF		

# Auxiliary I/O, Logical Device 8

Table 73 - Auxiliary I/O, Logical Device 8 [Logical Device Number = 0x08]

Table 73 - Auxiliary I/O, Logical Device 8 [Logical Device Number = 0x08]				
NAME	REG INDEX	DEFINITION	STATE	
Soft Power Enable Register 1  Default = 0x00 on Vbat POR	0xB0 R/W	The following bits are the enables for the wake-up function of the nPowerOn bit. When enabled, these bits allow their corresponding function to turn on power to the system.  1 = ENABLED 0 = DISABLED Bit[0] SP_RI1: UART 1 Ring Indicator Pin Bit[1] SP_RI2: UART 2 Ring Indicator Pin Bit[2] SP_KDAT: Keyboard Data Pin Bit[3] SP_MDAT: Mouse Data Pin Bit[4] SP_GPINT1: Group Interrupt 1 Bit[5] SP_GPINT2: Group Interrupt 2 Bit[6] SP_IRRX2: IRRX2 Input Pin Bit[7] Reserved	O	
Soft Power Enable Register 2  Default = 0x80 on Vbat POR	0xB1 R/W	The following bits are the enables for the wake-up function of the nPowerOn bit. When enabled, these bits allow their corresponding function to turn on power to the system.  1 = ENABLED 0 = DISABLED  Bit[0] SP_RXD1: UART 1 Receive Data Pin Bit[1] SP_RXD2: UART 2 Receive Data Pin Bit[2] Reserved  Bit[3] RING Enable bit "RING_EN" 1=Enable ring indicator on nRING pin as wakeup function to activate nPowerOn. 0=Disable.  Bit[4] VTR_POR_OFF. Controls state of nPowerOn after VTR POR. 1=the nPowerOn pin will go inactive (float) and the machine will remain off when the VTR POR occurs. Software must not set VTR_POR_OFF and VTR_POR_EN at the same time. 0=the nPowerOn pin will remain in the state it was in prior to the VTR POR (unless the VTR_POR_EN bit is set).  Bit[5] Reserved  Bit[6] VTR_POR_EN. Controls state of nPowerOn after VTR POR. 1= the nPowerOn pin will go active (low) and the	O	

NAME	REG INDEX	DEFINITION	STATE
		machine will power-up as soon as a VTR POR occurs. Software must not set VTR_POR_OFF and VTR_POR_EN at the same time.  0=the nPowerOn pin will remain in the state it was in prior to the VTR POR (unless the VTR_POR_OFF bit is set).	
		Bit[7] OFF_EN: After power up, this bit defaults to 1, i.e., enabled. This bit allows the software to enable or disable the button control of power off.	
Soft Power Status Register 1  Default = 0x00 on Vbat POR	0xB2 R/W	The following bits are the status for the wake-up function of the nPowerOn bit. These indicate which of the enabled wakeup functions caused the power up.  1 = Occurred 0 = Did not occur since last cleared The following signals are latched to detect and hold the soft power event (Type 1) (Note 1) Bit[0] RI1: UART 1 Ring Indicator; high to low transition on the pin, cleared by a read of this register Bit[1] RI2: UART 2 Ring Indicator; high to low transition on the pin, cleared by a read of this register Bit[2] KDAT: Keyboard data; high to low transition on the pin, cleared by a read of this register Bit[3] MDAT: Mouse data; high to low transition on the pin, cleared by a read of this register Bit[6] IRRX2: IRRX2 input; high to low transition on the pin, cleared by a read of this register Bit[7] Reserved  The following signals are not latched to detect and hold the soft power event (Type 2) (Note 1) Bit[4] GPINT1: Group Interrupt 1; status of the GPINT1 internal signal. Cleared at the source Bit[5] GPINT2: Group Interrupt 2; status of the GPINT2 internal signal. Cleared at the source	С
Soft Power Status Register 2	0xB3 R/W	The following bits are the status for the wake-up function of the nPowerOn bit. These indicate	С
Default = 0x00 on Vbat POR		which of the enabled wakeup functions caused the power up.  1 = Occurred	
		0 = Did not occur since last cleared	

NAME	REG INDEX	DEFINITION	STATE
NAME	REG INDEX	The following signals are latched to detect and hold the soft power event (Type 1) (Note 1) Bit[0] RXD1: UART 1 Receive Data; high to low transition on the pin, cleared by a read of this register Bit[1] RXD2: UART 2 Receive Data; high to low transition on the pin, cleared by a read of this register Bit[3] RING Status bit "RING_STS"; Latched, cleared on read. 0= nRING input did not occur. 1= Ring indicator input occurred on the nRING pin and, if enabled, caused the wakeup (activated nPowerOn) Bit[5:4] Reserved The following signal is latched to detect and hold the soft power event (Type 3) (Note 1) but the output of the latch does not feed into the power down circuitry: Bit[2] Button: Button pressed, Cleared by a read of this register	SIAIE
Delay 2 Time Set Register  Default = 0x00 on VTR POR	0xB8 R/W	This register is used to set Delay 2 (for Soft Power Management) to a value from 500 msec to 32 sec. The default value is 500msec. Engineering Note: this delay is started if OFF_EN is enabled and OFF_DLY was set and a Button Input comes in.  Bits[5:0] The value of these bits correspond to the delay time as follows: 000000= 500msec min to 510msec max 000001= 1sec min to 1.01sec max 000010= 1.5sec min to 1.51sec max 000011= 2sec min to 2.01sec max  111111 = 32sec min to 32.01sec max Bits[7:6] Reserved	С
IRQ Mux Control Register Default = 0x00 on Vbat POR	0XC0 R/W	This register is used to configure the IRQs, including PME, SCI and SMI.  Bit[0] Serial/Parallel IRQs 0=Serial IRQs are used 1=Parallel IRQS are used Note 1: This bit does not control the SCI or SMI	

NAME	REG INDEX	DEFINITION	STATE
		interrupts. See bits 2,7 of this register.  Note 2: If set, the BIOS buffer is disabled. Also, the SER_IRQ and PCI_CLK pins are disabled, and these pins function as IRQ15 and IRQ14, respectively.  Note 3: Select IRQ9 below. Select SCI below. Select nSMI through the SMI register.  Bit[1] Reserved Bit[2] SCI Select 0=SCI is on serial IRQ frame 1=SCI is on IRQx pin	
		Bit[3] SCI Polarity Select (EN1) 0=SCI active low 1=SCI active high	
		Bit[4] SCI Buffer Type (EN1) 0=Push-pull 1=Open drain	
		Bit[6:5] SCI/PME/IRQ9 Pin select 00=Pin 21 is used for PME# signal. 01=Pin 21 is used for SCI. 10=Pin 21 is used for IRQ9. 11=Reserved Note: If bit 5 is set, this overrides the setting of the IRQ for SCI in Config Register 0x70 of Logical Device A. See the logic in the SCI section. Note: This bit selects the buffer type of the pin as follows: if PME#is selected, it is active low OD; if SCI is selected, the buffer type and polarity are selected through bits 3 and 4 of this register; if IRQ9 is selected, it is an active high push-pull output.	
		Bit[7] SMI Select 0=SMI is on serial IRQ frame (IRQ2) 1=SMI is on nSMI pin Engineering Note: the polarity and buffer type of the SMI pin is selected through the GPIO registers (default is active low open drain).	
Forced Disk Change  Default = 0x03 on VTR POR	0xC1 R/W	Force Change 1 and Force Change 0 can be written to 1 are not clearable by software. Force Change 1 is cleared on (nSTEP AND nDS1) Force Change 0 is cleared on (nSTEP AND nDS0). DSK CHG (Floppy DIR Register, Bit 7) = (nDS0 AND Force Change 0) OR (nDS1 AND Force Change 1) OR nDSKCHG.	
		Setting either of the Force Disk Change bits active (1) forces the FDD nDSKCHG input active when	

NAME	REG INDEX	DEFINITION	STATE
		the appropriate drive has been selected.	
		Bit[0] Force Change for FDC0	
		0=Inactive	
		1=Active	
		Bit[1] Force Change for FDC1	
		0=Inactive	
		1=Active	
Floppy Data Rate	0xC2 R	Bit[2:7] Reserved, Reads 0 Floppy Data Rate Select Shadow Register	
Select Shadow	0,0210	Bit[7] Soft Reset	
Coloct Gridden		Bit[6] Power Down	
		Bit[5] Reserved	
		Bit[4] PRECOMP 2	
		Bit[3] PRECOMP 1	
		Bit[2] PRECOMP 0	
		Bit[1] Data Rate Select 1	
UART1 FIFO	0xC3 R	Bit[0] Data Rate Select 0  UART1 FIFO Control Shadow Register	
Control Shadow	0,031	Bit[7] RCVR Trigger MSB	
Control Chadow		Bit[6] RCVR Trigger LSB	
		Bit[5] Reserved	
		Bit[4] Reserved	
		Bit[3] DMA Mode Select	
		Bit[2] XMIT FIFO Reset	
		Bit[1] RCVR FIFO Reset	
UART2 FIFO	0xC4 R	Bit[0] FIFO Enable UART2 FIFO Control Shadow Register	
Control Shadow	UXC4 K	Bit[7] RCVR Trigger MSB	
Control Chadow		Bit[6] RCVR Trigger LSB	
		Bit[5] Reserved	
		Bit[4] Reserved	
		Bit[3] DMA Mode Select	
		Bit[2] XMIT FIFO Reset	
		Bit[1] RCVR FIFO Reset	
Forced Write Protect	0xC5 R/W	Bit[0] FIFO Enable Force Write Protect function forces the FDD	
Forced White Frotect	UXC3 K/VV	nWRTPRT input active if the FORCE WRTPRT bit is	
Default = 0x00		active. The Force Write Protect function applies to	
on VTR POR		the nWRTPRT pin in the FDD Interface as well as	
		the nWRTPRT pin in the Parallel Port FDC.	
		Ditiol Force Write Dretect hit FDD0	
		Bit[0] Force Write Protect bit FDD0	
		0 = Inactive (Default) 1 = Active "forces the FDD nWRTPRT input active	
		when the drive has been selected" Note 2	
		Bit[1:7] Reserved, reads 0.	
Ring Filter Select	0xC6 R/W	This register is used to select the operation of the	С

NAME	REG INDEX	DEFINITION	STATE
Register  Default = 0x00 on		ring indicator on the nRI1, nRI2 and nRING pins. It also contains bits to select crystal load capacitance and P17/P12 function.	
Vbat POR Note 3		Bit[0]: 1=Enable detection of pulse train of frequency 15Hz or higher for 200msec and generate an active low pulse for its duration to use as the ring indicator function on nRING pin. The leading high-to-low edge is the trigger for the ring indication.  0=Ring indicate function is high-to-low transition on the nRING pin.	
		Bit[1]: 1=Enable detection of pulse train of frequency 15Hz or higher and generate an active low pulse for its duration to use for 200msec as the ring indicator function on nRI1 pin. The leading high-to-low edge is the trigger for the ring indication.  0=Ring indicate function is high-to-low transition on the nRI1 pin.	
		Bit[2]: 1=Enable detection of pulse train of frequency 15Hz or higher and generate an active low pulse for its duration to use for 200msec as the ring indicator function on nRI2 pin. The leading high-to-low edge is the trigger for the ring indication.  0=Ring indicate function is high-to-low transition on the nRI2 pin.	
		Bit[5:3] Reserved	
		Bit[6] XTAL CAP. This bit is used to specify the load capacitance of the 32kHz XTAL: 0=12pF (Default), 1=6pF.	
		Bit[7] P17/P12. 0=the function of P17/P12 on GP12 (pin 79) and GP64 (pin 87) is P17. (Default) 1=the function of P17/P12 on GP12 (pin 79) and GP64 (pin 87) is P12 and the keylock function is not active.	

Table 74 - Auxiliary I/O, Logical Device 8 [Logical Device Number = 0x08]

NAME	REG INDEX	Definition  Definition	STATE
GP10  Default = 0x01 on Vbat POR	0xE0	General Purpose I/0 bit 1.0 Bit[0] In/Out : =1 Input, =0 Output Bit[1] Polarity : =1 Invert, =0 No Invert Bit[2] Group Interrupt Enable =1	С
GP11 Default = 0x01 on Vbat POR	0xE1	General Purpose I/0 bit 1.1  Bit[0] In/Out : =1 Input, =0 Output  Bit[1] Polarity : =1 Invert, =0 No Invert  Bit[2] Group Interrupt Enable  =1	С
GP12  Default = 0x01 on Vbat POR	0xE2	General Purpose I/0 bit 1.2  Bit[0] In/Out : =1 Input, =0 Output  Bit[1] Polarity :=1 Invert, =0 No Invert  Bit[2] Group Interrupt Enable =1 Enable Combined IRQ 1 =0 Disable Combined IRQ 1 Bit[4:3] Function Select =00 GPI/O =01 WDT =10 P17/P12 <sup>1</sup> =11 Either Edge Triggered Interupt 2  Bit[6:5] Reserved  Bit[7] Output Type Select 1=Open Drain 0=Push Pull  Note 1: This function is selected via bit 7 of the Ring Filter Select Register. Default is P17.	С

NAME	REG INDEX	DEFINITION	STATE
GP13  Default = 0x01 on Vbat POR	0xE3	General Purpose I/0 bit 1.3  Bit[0] In/Out: =1 Input, =0 Output  Bit[1] Polarity: =1 Invert, =0 No Invert  Bit[2] Group Interrupt Enable =1 Enable Combined IRQ 1 =0 Disable Combined IRQ 1 Bit[3] Function Select =1 LED =0 GPI/O  Bits[6:4] Reserved  Bit[7] Output Type Select 1=Open Drain 0=Push Pull	С
GP14  Default = 0x01  on Vbat POR	0xE4	General Purpose I/0 bit 1.4 Bit[0] In/Out: =1 Input, =0 Output Bit[1] Polarity: =1 Invert, =0 No Invert Bit[2] Group Interrupt Enable =1	C
GP15  Default = 0x01 on Vbat POR	0xE5	General Purpose I/0 bit 1.5  Bit[0] In/Out: =1 Input, =0 Output  Bit[1] Polarity: =1 Invert, =0 No Invert  Bit[2] Group Interrupt Enable =1 Enable Combined IRQ 1 =0 Disable Combined IRQ 1 Bit[3] Function Select =1 IRTX2 =0 GPI/O  Bits[6:4] Reserved Bit[7] Output Type Select 1=Open Drain 0=Push Pull	С
GP16  Default = 0x01  on Vbat POR	0xE6	General Purpose I/0 bit 1.6 Bit[0] In/Out: =1 Input, =0 Output Bit[1] Polarity: =1 Invert, =0 No Invert Bit[2] Group Interrupt Enable =1 Enable Combined IRQ 1 =0 Disable Combined IRQ 1 Bit[3] Function Select 188	С

NAME	REG INDEX	DEFINITION	STATE
		=1 nMTR1 =0 GPI/O Bits[6:4] Reserved Bit[7] Output Type Select 1=Open Drain 0=Push Pull	
GP17  Default = 0x01 on Vbat POR	0xE7	General Purpose I/0 bit 1.7  Bit[0] In/Out: =1 Input, =0 Output  Bit[1] Polarity: =1 Invert, =0 No Invert  Bit[2] Group Interrupt Enable =1 Enable Combined IRQ 1 =0 Disable Combined IRQ 1 Bit[3] Function Select =1 nDS1 =0 GPI/O  Bits[6:4] Reserved  Bit[7] Output Type Select 1=Open Drain 0=Push Pull	С
GP50  Default = 0x01 on Vbat POR	0xC8	General Purpose I/0 bit 5.0  Bit[0] In/Out: =1 Input, =0 Output  Bit[1] Polarity: =1 Invert, =0 No Invert  Bit[2] Reserved  Bit[4:3] Function Select =00 PCI Clock =01 IRQ14 =10 GPI/O =11 Reserved  Bit[5] Group Interrupt Enable =1 Enable Combined IRQ 2 =0 Disable Combined IRQ 2  Bit[6] Reserved  Bit[7] Output Type Select 1=Open Drain 0=Push Pull	
GP52  Default =0x09 on Vbat POR	0xCA	General Purpose I/0 bit 5.2  Bit[0] In/Out: =1 Input, =0 Output  Bit[1] Polarity: =1 Invert, =0 No Invert  Bit[2] Reserved  Bit[4:3] Function Select =00 DRVDEN1 =01 GPIO =10 IRQ8 =11 nSMI  Bit[5] Group Interrupt Enable =1 Enable Combined IRQ 2	

NAME	REG INDEX	DEFINITION	STATE
		=0 Disable Combined IRQ 2	
		Bit[6] Reserved	
		Bit[7] Output Type Select	
		1=Open Drain	
		0=Push Pull	
GP53	0xCB	General Purpose I/0 bit 5.3	
Default =0x01		Bit[0] In/Out: =1 Input, =0 Output Bit[1] Polarity:=1 Invert, =0 No Invert	
on Vbat POR		Bit[2] Reserved	
on voat i ort		Bit[4:3] Function Select	
		=00 nROMCS	
		=01 IRQ11	
		=10 GPI/O	
		=11 Either Edge Triggered Interrupt 3	
		Bit[5] Group Interrupt Enable =1 Enable Combined IRQ 2	
		=0 Disable Combined IRQ 2	
		Bit[6] Reserved	
		Bit[7] Output Type Select	
		1=Open Drain	
		0=Push Pull	
GP54	0xCC	General Purpose I/0 bit 5.4	
D ( 11 0 04		Bit[0] In/Out: =1 Input, =0 Output	
Default = 0x01		Bit[1] Polarity : =1 Invert, =0 No Invert	
on Vbat POR		Bit[2] Reserved Bit[4:3] Function Select	
		=00 nROMOE	
		=01 IRQ12	
		=10 GPI/O	
		=11 Either Edge Triggered Interrupt 4	
		Bit[5] Group Interrupt Enable	
		=1 Enable Combined IRQ 2 =0 Disable Combined IRQ 2	
		Bit[6] Reserved	
		Bit[7] Output Type Select	
		1=Open Drain	
		0=Push Pull	
GP60	0xD0	General Purpose I/0 bit 6.0	
<b>D</b> ( ) ( ) ( )		Bit[0] In/Out: =1 Input, =0 Output	
Default = 0x01		Bit[1] Polarity : =1 Invert, =0 No Invert	
on Vbat POR		Bit[2] Reserved Bit[4:3] Function Select	
		=00 RD0	
		=01 IRQ1	
		=10 GPI/O	
		=11 nSMI	

NAME	REG INDEX	DEFINITION	STATE
		Bit[5] Group Interrupt Enable =1 Enable Combined IRQ 2 =0 Disable Combined IRQ 2 Bit[6] Reserved Bit[7] Output Type Select 1=Open Drain 0=Push Pull	
GP61  Default = 0x01 on Vbat POR	0xD1	General Purpose I/0 bit 6.1  Bit[0] In/Out: =1 Input, =0 Output  Bit[1] Polarity: =1 Invert, =0 No Invert  Bit[2] Reserved  Bit[4:3] Function Select =00 RD1 =01 IRQ3 =10 GPI/O =11 LED  Bit[5] Group Interrupt Enable =1 Enable Combined IRQ 2 =0 Disable Combined IRQ 2 Bit[6] Reserved  Bit[7] Output Type Select 1=Open Drain 0=Push Pull	
GP62  Default = 0x01 on Vbat POR	0xD2	General Purpose I/0 bit 6.2  Bit[0] In/Out: =1 Input, =0 Output  Bit[1] Polarity: =1 Invert, =0 No Invert  Bit[2] Reserved  Bit[4:3] Function Select =00 RD2 =01 IRQ4 =10 GPI/O =11 nRING  Bit[5] Group Interrupt Enable =1 Enable Combined IRQ 2 =0 Disable Combined IRQ 2 Bit[6] Reserved  Bit[7] Output Type Select 1=Open Drain 0=Push Pull	
GP63  Default = 0x01 on Vbat POR	0xD3	General Purpose I/0 bit 6.3 Bit[0] In/Out: =1 Input, =0 Output Bit[1] Polarity: =1 Invert, =0 No Invert Bit[2] Reserved Bit[4:3] Function Select =00 RD3 =01 IRQ5	

NAME	REG INDEX	DEFINITION	STATE
		=10 GPI/O =11 WDT Bit[5] Group Interrupt Enable =1 Enable Combined IRQ 2 =0 Disable Combined IRQ 2 Bit[6] Reserved Bit[7] Output Type Select 1=Open Drain 0=Push Pull	
GP64  Default = 0x01  on Vbat POR	0xD4	General Purpose I/0 bit 6.4  Bit[0] In/Out: =1 Input, =0 Output  Bit[1] Polarity: =1 Invert, =0 No Invert  Bit[2] Reserved  Bit[4:3] Function Select =00 RD4 =01 IRQ6 =10 GPI/O =11 P17/P12 <sup>1</sup> Bit[5] Group Interrupt Enable =1 Enable Combined IRQ 2 =0 Disable Combined IRQ 2 Bit[6] Reserved  Bit[7] Output Type Select 1=Open Drain 0=Push Pull  Note 1: This function is selected via bit 7 of the Ring Filter Select Register. Default is P17.	
GP65  Default = 0x01 on Vbat POR	0xD5	General Purpose I/0 bit 6.5 Bit[0] In/Out: =1 Input, =0 Output Bit[1] Polarity: =1 Invert, =0 No Invert Bit[2] Reserved Bit[4:3] Function Select =00 RD5 =01 IRQ7 =10 GPI/O =11 Reserved Bit[5] Group Interrupt Enable =1 Enable Combined IRQ 2 =0 Disable Combined IRQ 2 Bit[6] Reserved Bit[7] Output Type Select 1=Open Drain 0=Push Pull	
GP66  Default = 0x01	0xD6	General Purpose I/0 bit 6.6 Bit[0] In/Out: =1 Input, =0 Output Bit[1] Polarity:=1 Invert, =0 No Invert	

NAME	REG INDEX	DEFINITION	STATE
on Vbat POR		Bit[2] Reserved Bit[4:3] Function Select =00 RD6 =01 IRQ8 =10 GPI/O =11 Reserved Bit[5] Group Interrupt Enable =1 Enable Combined IRQ 2 =0 Disable Combined IRQ 2 Bit[6] Reserved Bit[7] Output Type Select 1=Open Drain 0=Push Pull	
GP67  Default = 0x01 on Vbat POR	0xD7	General Purpose I/0 bit 6.7  Bit[0] In/Out: =1 Input, =0 Output  Bit[1] Polarity: =1 Invert, =0 No Invert  Bit[2] Reserved  Bit[4:3] Function Select =00 RD7 =01 IRQ10 =10 GPI/O =11 Reserved  Bit[5] Group Interrupt Enable =1 Enable Combined IRQ 2 =0 Disable Combined IRQ 2  Bit[6] Reserved  Bit[7] Output Type Select 1=Open Drain 0=Push Pull	
GP_INT2  Default = 0x00  on Vbat POR	0xEF	General Purpose I/O Combined Interrupt 2 Bits[2:0] Reserved, = 000 Bit[3] GP IRQ Filter Select 0 = Debounce Filter Bypassed 1 = Debounce Filter Enabled Bits[7:4] Combined IRQ mapping 1111 = IRQ15 0011 = IRQ3 0010 = Invalid 0001 = IRQ1 0000 = Disable	
GP_INT1  Default = 0x00 on Vbat POR	0xF0	General Purpose I/O Combined Interrupt 1 Bits[2:0] Reserved, = 000 Bit[3] GP IRQ Filter Select 0 = Debounce Filter Bypassed 1 = Debounce Filter Enabled	С

NAME	REG INDEX	DEFINITION	STATE
		Bits[7:4] Combined IRQ mapping 1111 = IRQ15 0011 = IRQ3 0010 = Invalid 0001 = IRQ1 0000 = Disable	
WDT_UNITS  Default = 0x00 on Vcc POR or Reset_Drv	0xF1	Watch Dog Timer Units Bits[6:0] Reserved, = 00000 Bit[7] WDT Time-out Value Units Select = 0 Minutes (default) = 1 Seconds Note: If the logical device's activate bit is not set then	С
WDT_VAL  Default = 0x00 on Vcc POR or Reset_Drv	0xF2	bits 0 and 1 have no effect.  Watch-dog Timer Time-out Value Binary coded, units = minutes(default) or seconds, selectable via Bit[7] of Reg 0xF1, LD 8.  0x00 Time out disabled 0x01 Time-out = 1 minute/second  0xFF Time-out = 255 minutes/seconds	С

NAME	REG INDEX	DEFINITION	STATE
WDT_CFG  Default = 0x00 On VTR POR Bits[0,2-7] are also cleared on V <sub>CC</sub> POR or RESET_DRV	0xF3	Watch-dog timer Configuration Bit[0] Joy-stick Enable =1 WDT is reset upon an I/O read or write of the Game Port =0 WDT is not affected by I/O reads or writes to the Game Port. Bit[1] Keyboard Enable =1 WDT is reset upon a Keyboard interrupt. =0 WDT is not affected by Keyboard interrupts. Bit[2] Mouse Enable =1 WDT is reset upon a Mouse interrupt. =0 WDT is not affected by Mouse interrupts. Bit[3] PWRLED Time-out enable =1 Enables the Power LED to toggle at a 1Hz rate with 50 percent duty cycle while the Watch-dog Status bit is set. =0 Disables the Power LED toggle during Watch-dog timeout status. Bits[7:4] WDT Interrupt Mapping 1111 = IRQ15	С
WDT_CTRL  Default = 0x00  Cleared by VTR POR	0xF4	Watch-dog timer Control Bit[0] Watch-dog Status Bit, R/W =1	С

NAME	REG INDEX	DEFINITION	STATE
		signal generated by the Force Timeout Bit.  Bit[4] Reserved. Set to 0.  Bit[5] Stop_Cnt: This is used to terminate Delay 2 (Note 1) without generating a power down. This is used if the software determines that the power down should be aborted. When read, this bit indicates the following: Stop_Cnt = 0; Counter running Stop_Cnt = 1; Counter Stopped. Note: The write is self clearing.  Bit[6] Restart_Cnt: This is used to restart Delay 2 (Note 1) from the button input to the generation of the power down. When restarted, the count will start over and delay the power down for the time that Delay 2 is set for (Default=500msec). The software can continue to do this indefinately with out allowing a powerdown. This bit is self clearing. 1=Restart; Automatically cleared.  Bit[7] SPOFF: This is used to force a software power down. This bit is self clearing.  Note 1: This delay is programmable via the Delay 2	
GP1 Default = 0x00 on Vbat POR	0xF6	Time Set Register at Logical Device 8, 0xB8.  This register is used to read the value of the GPIO pins.  Bit[0]: GP10  Bit[1]: GP11  Bit[2]: GP12  Bit[3]: GP13  Bit[4]: GP14  Bit[5]: GP15  Bit[6]: GP16  Bit[7]: GP17	
GP5  Default = 0x00 on Vbat POR	0xF9	This register is used to read the value of the GPIO pins.  Bit[0]: GP50  Bit[1]: GP51  Bit[2]: GP52  Bit[3]: GP53  Bit[4]: GP54  Bit[7:5]: Reserved	
GP6  Default = 0x00 on Vbat POR	0xFA	This register is used to read the value of the GPIO pins.  Bit[0]: GP60  Bit[1]: GP61  Bit[2]: GP62  Bit[3]: GP63	

NAME	REG INDEX	DEFINITION	STATE
		Bit[4]: GP64	
		Bit[5]: GP65	
		Bit[6]: GP66	
		Bit[7]: GP67	

Note: Registers GP1, WDT\_CTRL, GP5-6, Soft Power Enable and Status Registers are also available at index 01-0F when not in configuration mode.

Note: GP10-17 can be enabled onto GPINT1; GP50-54 and GP60-67 can be enabled onto GPINT2.

# **ACPI, Logical Device A**

Table 75 - ACPI, Logical Device A [Logical Device Number = 0x0A]

NAME	REG INDEX	DEFINITION	STATE
Sleep/Wake Configuration	0xF0	This register is used to configure the functionality of the SLP_EN bit and its associated logic, and the WAK_STS bit bit and its associated logic.	С
Default = 0x00 on Vbat POR		Bit[0] SLP_CTRL. SLP_EN Bit Function.  0=Default. Writing '1' to the SLP_EN bit causes the system to sequence into the sleeping state associated with the SLP_TYPx fields.  1=Writing '1' to the SLP_EN bit does not cause the system to sequence into the sleeping state associated with the SLP_TYPx fields; instead an SMI is generated.  Note: the SLP_EN_SMI bit in the SMI Status Register 2 is set whenever '1' is written to the SLP_EN bit; it is enabled to generate an SMI through bit[0] of this register.  Bit[1] WAK_CTRL. WAK_STS Bit Function  0=Default. The WAK_STS bit is set on the high-to-low transition of nPowerOn.  1=The WAK_STS bit is set upon any enabled wakeup event and the high-to-low transition of nPowerOn.  Bits[2:7] Reserved	

### **OPERATIONAL DESCRIPTION**

### **MAXIMUM GUARANTEED RATINGS\***

Operating Temperature Range	0°C to +70°C
Storage Temperature Range	
Lead Temperature Range (soldering, 10 seconds)	
Positive Voltage on any pin, with respect to Ground	
Negative Voltage on any pin, with respect to Ground	0.3V
Maximum V <sub>cc</sub>	+7V

<sup>\*</sup>Stresses above those listed above could cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other condition above those indicated in the operation sections of this specification is not implied.

Note: When powering this device from laboratory or system power supplies, it is important that the Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes on their outputs when the AC power is switched on or off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists, it is suggested that a clamp circuit be used.

### DC ELECTRICAL CHARACTERISTICS

 $(T_A = 0^{\circ}C - 70^{\circ}C, V_{cc} = +5 \text{ V} \pm 10\%)$ 

%)	84181	TVD	BEAN	LINUTO	00111151170
SYMBOL	MIN	IYP	MAX	UNITS	COMMENTS
$V_{ILI}$			0.8	V	TTL Levels
V <sub>IHI</sub>	2.0			V	
$V_{ILIS}$			0.8	V	Schmitt Trigger
$V_{IHIS}$	2.2			V	Schmitt Trigger
$V_{HYS}$		250		mV	
$V_{ILCK}$			0.4	V	
$V_{IHCK}$	2.2			V	
l In	-10		+10	цΑ	$V_{IN} = 0$
"-				P. 1	-
I <sub>IH</sub>	-10		+10	пА	$V_{IN} = V_{CC}$
	SYMBOL  VILI  VIHI  VILIS  VHYS  VILCK	SYMBOL MIN  VILI  VIHI  2.0  VILIS  VIHIS  2.2  VHYS  VILCK  VIHCK  2.2	SYMBOL         MIN         TYP           V <sub>ILI</sub> 2.0           V <sub>IHI</sub> 2.0           V <sub>ILIS</sub> 2.2           V <sub>HYS</sub> 250           V <sub>ILCK</sub> 2.2           V <sub>IHCK</sub> 2.2           I <sub>IL</sub> -10	SYMBOL         MIN         TYP         MAX           V <sub>ILI</sub> 0.8           V <sub>IHI</sub> 2.0           V <sub>ILIS</sub> 0.8           V <sub>IHIS</sub> 2.2           V <sub>HYS</sub> 250           V <sub>ILCK</sub> 0.4           V <sub>IHCK</sub> 2.2           I <sub>IL</sub> -10         +10	SYMBOL         MIN         TYP         MAX         UNITS           V <sub>ILI</sub> 0.8         V           V <sub>ILIS</sub> 0.8         V           V <sub>IHIS</sub> 2.2         V           V <sub>HYS</sub> 250         mV           V <sub>ILCK</sub> 0.4         V           V <sub>IHCK</sub> 2.2         V           I <sub>IL</sub> -10         +10         μA

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	COMMENTS
OCLK2 Type Buffer						
Low Output Level	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 2 mA
High Output Level	$V_{OH}$	3.5			V	I <sub>OH</sub> = -2 mA
Output Leakage	I <sub>OL</sub>	-10		+10	μΑ	$V_{IN} = 0 \text{ to } V_{CC}$ (Note 1)
IO4 Type Buffer						
Low Output Level	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 4 mA
High Output Level	$V_{OH}$	2.4			V	I <sub>OH</sub> = -2 mA
Output Leakage	I <sub>OL</sub>	-10		+10	μΑ	$V_{IN} = 0 \text{ to } V_{CC}$ (Note 1)
IOP4 Type Buffer						
Low Output Level	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 4 mA
High Output Level	$V_{OH}$	2.4			V	I <sub>OH</sub> = -2 mA
Output Leakage	I <sub>OL</sub>	-10		+10	μΑ	$V_{IN} = 0 \text{ to } V_{CC}$ (Note 1)
Backdrive Protected	I <sub>IL</sub>			± 10	μΑ	$V_{CC}=0V; V_{CC}=V_{TR}=0V$ $V_{IN}=6V Max$
O4 Type Buffer						
Low Output Level	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 4 mA
High Output Level	$V_{OH}$	2.4			V	I <sub>OH</sub> = -2 mA
Output Leakage	I <sub>OL</sub>	-10		+10	μΑ	V <sub>IN</sub> = 0 to V <sub>CC</sub> (Note 1)
O8 Type Buffer						
Low Output Level	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 8 mA
High Output Level	$V_{OH}$	2.4			V	I <sub>OH</sub> = -4 mA
Output Leakage	I <sub>OL</sub>	-10		+10	μΑ	$V_{IN} = 0 \text{ to } V_{CC}$ (Note 1)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	COMMENTS
IO12 Type Buffer						
Low Output Level	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 12 mA
High Output Level	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -6 mA
Output Leakage	I <sub>OL</sub>	-10		+10	μΑ	V <sub>IN</sub> = 0 to V <sub>CC</sub> (Note 1)
O12 Type Buffer						
Low Output Level	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 12 mA
High Output Level	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -6 mA
Output Leakage	I <sub>OL</sub>	-10		+10	μΑ	$V_{IN} = 0 \text{ to } V_{CC}$ (Note 1)
OD12 Type Buffer						
Low Output Level	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 12 mA
Output Leakage	I <sub>OL</sub>	-10		+10	μΑ	$V_{IN} = 0 \text{ to } V_{CC}$ (Note 1)
OP12 Type Buffer						
Low Output Level	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 12 mA
High Output Level	$V_{OH}$	2.4			V	I <sub>OH</sub> = -6 mA
Output Leakage	I <sub>OL</sub>	-10		+10	μΑ	$V_{IN} = 0 \text{ to } V_{CC}$
Backdrive Protected	I <sub>IL</sub>			± 10	μΑ	$V_{CC}=0V; V_{CC}=V_{TR}=0V$ $V_{IN}=6V Max$
IOP14 Type Buffer						
Low Output Level	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 14 mA
High Output Level	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -14 mA
Output Leakage	I <sub>OL</sub>	-10		+10	μΑ	$V_{IN} = 0 \text{ to } V_{CC}$ (Note 1)
Backdrive Protected	I <sub>IL</sub>			± 10	μΑ	$V_{CC}=0V; V_{CC}=V_{TR}=0V$ $V_{IN}=6V Max$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	COMMENTS
OD14 Type Buffer						
Low Output Level	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 14 mA
Output Leakage	I <sub>OL</sub>	-10		+10	μΑ	$V_{IN} = 0 \text{ to } V_{CC}$ (Note 1)
OP14 Type Buffer						
Low Output Level	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 14 mA
High Output Level	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -14 mA
Output Leakage	I <sub>OL</sub>	-10		+10	μА	$V_{IN} = 0 \text{ to } V_{CC}$
Backdrive Protected	I <sub>IL</sub>			± 10	μА	$V_{CC}=0V; V_{CC}=V_{TR}=0V$ $V_{IN}=6V Max$
IOD16 Type Buffer						
Low Output Level	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 16 mA
Output Leakage	I <sub>OL</sub>	-10			μА	$V_{IN} = 0$ to $V_{CC}$
O24 Type Buffer						
Low Output Level	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 24 mA
High Output Level	$V_{OH}$	2.4			V	I <sub>OH</sub> = -12 mA
Output Leakage	I <sub>OL</sub>	-10		+10	μΑ	$V_{IN} = 0$ to $V_{CC}$ (Note 1)
O24PD Type Buffer						,
Low Output Level	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 24 mA
High Output Level	$V_{OH}$	2.4			V	I <sub>OH</sub> = -12 mA
Output Leakage	I <sub>OL</sub>	-10		+10	μΑ	$V_{IN} = 0 \text{ to } V_{CC}$ (Note 1)
OD24 Type Buffer						,
Low Output Level	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 24 mA
Output Leakage	I <sub>OL</sub>			+10	μΑ	$V_{IN} = 0 \text{ to } V_{CC}$ (Note 1)
ChiProtect (SLCT, PE, BUSY, nACK, nERROR, GP10-GP17, GP50- GP54, GP60-GP67,)	I <sub>IL</sub>			± 10	μА	$V_{CC}=0V; V_{CC}=V_{TR}$ =0V $V_{IN}=6V Max$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	COMMENTS
Backdrive	I <sub>IL</sub>			± 10	μΑ	$V_{CC}=0V; V_{CC}=V_{TR}$
(nSTROBE, nAUTOFD, nINIT,					-	=0V
nSLCTIN, PD0-PD7, GP10-						$V_{IN} = 6V Max$
GP17, GP50-GP54, GP60-						
GP67, nSMI, IRQ8)						
V <sub>CC</sub> Supply Current Active	I <sub>CCI</sub>	4.5	30	40	mA	All outputs open.
Trickle Supply Voltage	$V_{TR}$	$V_{CC}$		$V_{CC}$	V	V <sub>CC</sub> must not be
(Note 4)		min		max		greater than .5V
		5V				above V <sub>TR</sub>
V <sub>TR</sub> Supply Current Active <sup>3</sup>	$I_{VRI}$			25	mA	All outputs open.
Battery Supply Voltage <sup>3</sup>	$V_{BAT}$	2.4	3.0	4.0	V	
V <sub>BAT</sub> Supply Current <sup>3</sup>		2.0				
Standby			2.0	3.0	μΑ	$V_{CC}=V_{TR}=V_{SS}=0V$
Input Leakage				100	nA	$V_{CC}$ =5V, $V_{BAT}$ =3V

Note 1: Output leakage is are measured with the current pins in high impedance.

Note 2: Output leakage is measured with the low driving output off, either for a high level output or a high impedance state.

Note 3: Please contact SMSC for the latest values.

Note 4: The minimum values given for  $V_{TR}$  is for  $V_{CC}$  active. When  $V_{CC}$ =0, the minimum value given for  $V_{\text{TR}}$  is 0V.

## CAPACITANCE $T_A = 25$ °C; fc = 1MHz; $V_{CC} = 5V$

		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITION
Clock Input Capacitance	C <sub>IN</sub>			20	pF	All pins except pin
Input Capacitance	C <sub>IN</sub>			10	pF	under test tied to AC
Output Capacitance	C <sub>OUT</sub>			20	pF	ground

## **AC TIMING**

# **CAPACITIVE LOADING**

For the Timing Diagrams shown, the following capacitive loads (TABLE 76) are used.

**TABLE 76 - CAPACITIVE LOADING** 

TABLE 70 - CAFA	CAPACITANCE
NAME	TOTAL (pF)
SD[0:7]	120
IOCHRDY	120
IRQ[3:7,10:12]	60
DRQ[1:3]	60
nWGATE	240
nWDATA	240
nHDSEL	240
nDIR	240
nSTEP	240
nDS[1:0]	240
nMTR[1:0]	240
DRVDEN[1:0]	240
TXD1	100
nRTS1	100
nDTR1	100
TXD2	100
nRTS2	100
nDTR2	100
PD[0:7]	240
nSLCTIN	240
nINIT	240
nALF	240
nSTB	240
KDAT	240
KCLK	240
MDAT	240
MCLK	240

# **IOW Timing Port 92**




FIGURE 9 - IOW TIMING FOR PORT 92

## **TABLE 77 - IOW TIMING FOR PORT 92**

NAME	DESCRIPTION	MIN	TYP	MAX	UNITS
t1	SAx Valid to nIOW Asserted	40			ns
t2	SDATA Valid to nIOW Asserted	0			ns
t3	nIOW Asserted to SAx Invalid	10			ns
t4	nIOW Deasserted to DATA Invalid	0			ns
t5	nIOW Deasserted to nIOW or nIOR Asserted	100			ns

### **POWER-UP TIMING**





FIGURE 10 - POWER-UP TIMING

**TABLE 78 - POWER-UP TIMING** 

NAME	DESCRIPTION	MIN	TYP	MAX	UNITS
t1	Vcc Slew from 4.5V to 0V	300			μS
t2	Vcc Slew from 0V to 4.5V	100			μS
t3	All Host Accesses After Powerup (Note 1)	125		500	μS

Note 1: Internal write-protection period after Vcc passes 4.5 volts on power-up

## **Button Timing**



**FIGURE 11 - BUTTON INPUT TIMING** 

**TABLE 79 - BUTTON INPUT TIMING** 

Ī	NAME	DESCRIPTION	MIN	TYP	MAX	UNITS
Γ	t <sub>R</sub> , t <sub>F</sub>	Button_In Rise/Fall Time			0.5	μS




FIGURE 12 - BUTTON OVERRIDE TIMING

**TABLE 80 - BUTTON OVERRIDE TIMING** 

NAME	DESCRIPTION	MIN	TYP	MAX	UNITS
t1	Button_In Hold Time For Override Event	4			μS
t2	Button _In Low To nPowerOn Tristate and Vcc Low and Start of Blanking Period		4		μS
t3	Blanking Period After Release of Button_In		4		μS

### **ROM INTERFACE**




FIGURE 13 - ROM INTERFACE TIMING

Note 1: RD[x] driven by FDC37B72x, SD[x] driven by system Note 2: RD[x] driven by ROM, SD[x] driven by FDC37B72x

**TABLE 81 - ROM INTERFACE TIMING** 

NAME	DESCRIPTION	MIN	TYP	MAX	UNITS
t1	SD[x] Valid to RD[x] Valid			25	ns
t2	nROMCS Active to RD[X] Driven			25	ns
t3	nROMCS Inactive to RD[X] Float			25	ns
t4	RD[x] Valid to SD[x] Valid			25	ns
t5	nROMCS Active to SD[X] Driven			25	ns
t6	nROMCS Inactive to SD[X] Float			25	ns
t7	nROMOE Active to RD[x] Float			25	ns
t8	nROMOE Inactive to RD[x] Driven			25	ns

Note 1: Outputs have a 50 pf load.

## **ISA WRITE**




FIGURE 14 - ISA WRITE TIMING

**TABLE 82 - ISA WRITE TIMING** 

NAME	DESCRIPTION	MIN	TYP	MAX	UNITS
t1	SA[x], nCS and AEN valid to nIOW asserted	10			ns
t2	nIOW asserted to nIOW deasserted	80			ns
t3	nIOW asserted to SA[x], nCS invalid	10			ns
t4	SD[x] Valid to nIOW deasserted	45			ns
t5	SD[x] Hold from nIOW deasserted			0	ns
t6	nIOW deasserted to nIOW asserted	25			ns
t7	nIOW deasserted to FINTR deasserted (Note 1)			55	ns
t8	nIOW deasserted to PINTER deasserted (Note 2)			260	ns
t9	IBF (internal signal) asserted from nIOW deasserted			40	ns
t10	nIOW deasserted to AEN invalid	10			ns

Note 1: FINTR refers to the IRQ used by the floppy disk Note 2: PINTR refers to the IRQ used by the parallel port

## **ISA READ**




FIGURE 15 - ISA READ TIMING

See timing parameters on next page (TABLE 83).

**TABLE 83 - ISA READ TIMING** 

NAME	DESCRIPTION	MIN	TYP	MAX	UNITS
t1	SA[x], nCS and AEN valid to nIOR asserted	10			ns
t2	nIOR asserted to nIOR deasserted	50			ns
t3	nIOR asserted to SA[x], nCS invalid	10			ns
t4	nIOR asserted to Data Valid			50	ns
t5	Data Hold/float from nIOR deasserted	10		25	ns
t6	nIOR deasserted	25			ns
t8	nIOR asserted after nIOW deasserted	80			ns
t8	nIOR/nIOR, nIOW/nIOW transfers from/to ECP FIFO	150			ns
t7	Parallel Port setup to nIOR asserted			20	ns
t9	nIOR asserted to PINTER deasserted			55	ns
t10	nIOR deasserted to FINTER deasserted			260	ns
t11	nIOR deasserted to PCOBF deasserted (Notes 3,5)			80	ns
t12	nIOR deasserted to AUXOBF1 deasserted (Notes 4,5)			80	ns
t13	nIOW deasserted to AEN invalid	10			ns

Note 1: FINTR refers to the IRQ used by the floppy disk.

Note 2: PINTR refers to the IRQ used by the parallel port.

Note 3: PCOBF is used for the Keyboard IRQ.

Note 4: AUXOBF1 is used for the Mouse IRQ.

Note 5: Applies only if deassertion is performed in hardware.

### 8042 CPU




FIGURE 16 - INTERNAL 8042 CPU TIMING

**TABLE 84 - INTERNAL 8042 CPU TIMING** 

NAME	DESCRIPTION	MIN	TYP	MAX	UNITS
t1	nWRT deasserted to AUXOBF1 asserted (Notes 1,2)			40	ns
t2	nWRT deasserted to PCOBF asserted (Notes 1,3)			40	ns
t3	nRD deasserted to IBF deasserted (Note 1)			40	ns

Note 1: IBF, nWRT and nRD are internal signals. Note 2: PCOBF is used for the Keyboard IRQ. Note 3: AUXOBF1 is used for the Mouse IRQ.

### **CLOCK TIMING**




FIGURE 17 - INPUT CLOCK TIMING

## **TABLE 85 - INPUT CLOCK TIMING**

NAME	DESCRIPTION	MIN	TYP	MAX	UNITS
t1	Clock Cycle Time for 14.318MHZ		70		ns
t2	Clock High Time/Low Time for 14.318MHz		35		ns
t1	Clock Cycle Time for 32KHZ		31.25		μS
t2	Clock High Time/Low Time for 32KHz		16.53		μS
	Clock Rise Time/Fall Time (not shown)			5	ns




FIGURE 18 - RESET TIMING

**TABLE 86 - RESET TIMING** 

NAME	DESCRIPTION	MIN	TYP	MAX	UNITS
t4	RESET width (Note 1)	1.5			S

Note 1: The RESET width is dependent upon the processor clock. The RESET must be active while the clock is running and stable.

# Single Transfer DMA




FIGURE 19 - SINGLE TRANSFER DMA TIMING

See timing parameters on next page (TABLE 87).

**TABLE 87 - SINGLE TRANSFER DMA TIMING** 

NAME	DESCRIPTION	MIN	TYP	MAX	UNITS
t1	nDACK Delay Time from FDRQ High	0			ns
t2	DRQ Reset Delay from nIOR or nIOW			100	ns
t3	FDRQ Reset Delay from nDACK Low			100	ns
t4	nDACK Width	150			ns
t5	nIOR Delay from FDRQ High	0			ns
t6	nIOW Delay from FDRQ High	0			ns
t7	Data Access Time from nIOR Low			100	ns
t8	Data Set Up Time to nIOW High	40			ns
t9	Data to Float Delay from nIOR High	10		60	ns
t10	Data Hold Time from nIOW High	10			ns
t11	nDACK Set Up to nIOW/nIOR Low	5			ns
t12	nDACK Hold after nIOW/nIOR High	10			ns
t13	TC Pulse Width	60			ns
t14	AEN Set Up to nIOR/nIOW	40			ns
t15	AEN Hold from nDACK	10			ns
t16	TC Active to PDRQ Inactive			100	ns

# **Burst Transfer DMA Timing**




FIGURE 20 - BURST TRANSFER DMA TIMING

See timing parameters on next page (TABLE 88).

TABLE 88 - BURST TRANSFER DMA TIMING

NAME	DESCRIPTION	MIN	TYP	MAX	UNITS
t1	nDACK Delay Time from FDRQ High	0			ns
t2	DRQ Reset Delay from nIOR or nIOW			100	ns
t3	FDRQ Reset Delay from nDACK Low			100	ns
t4	nDACK Width	150			ns
t5	nIOR Delay from FDRQ High	0			ns
t6	nIOW Delay from FDRQ High	0			ns
t7	Data Access Time from nIOR Low			100	ns
t8	Data Set Up Time to nIOW High	40			ns
t9	Data to Float Delay from nIOR High	10		60	ns
t10	Data Hold Time from nIOW High	10			ns
t11	nDACK Set Up to nIOW/nIOR Low	5			ns
t12	nDACK Hold after nIOW/nIOR High	10			ns
t13	TC Pulse Width	60			ns
t14	AEN Set Up to nIOR/nIOW	40			ns
t15	AEN Hold from nDACK	10			ns
t16	TC Active to PDRQ Inactive			100	ns

## **DISK DRIVE TIMING**




FIGURE 21 - DISK DRIVE TIMING (AT MODE ONLY)

TABLE 89 - DISK DRIVE TIMING (AT MODE ONLY)

	TABLE 03 BIOK BRIVE THINKS (AT MODE CIVET)							
NAME	DESCRIPTION	MIN	TYP	MAX	UNITS			
t1	nDIR Set Up to STEP Low		4		Χ*			
t2	nSTEP Active Time Low		24		Χ*			
t3	nDIR Hold Time after nSTEP		96		Χ*			
t4	nSTEP Cycle Time		132		Χ*			
t5	nDS0-1 Hold Time from nSTEP Low		20		Χ*			
t6	nINDEX Pulse Width		2		Χ*			
t7	nRDATA Active Time Low		40		ns			
t8	nWDATA Write Data Width Low		.5		Y*			
t9	nDS0-1, MTRO-1 from End of nIOW		25		ns			

<sup>\*</sup>X specifies one MCLK period and Y specifies one WCLK period.

MCLK = 16 x Data Rate (at 500 kb/s MCLK = 8 MHz)

WCLK = 2 x Data Rate (at 500 kb/s WCLK = 1 MHz)

# **SERIAL PORT**




FIGURE 22 - SERIAL PORT TIMING

**TABLE 90 - SERIAL PORT TIMING** 

NAME	DESCRIPTION	MIN	TYP	MAX	UNITS
t1	nRTSx, nDTRx Delay from nIOW			200	ns
t2	IRQx Active Delay from nCTSx, nDSRx, nDCDx			100	ns
t3	IRQx Inactive Delay from nIOR (Leading Edge)			120	ns
t4	IRQx Inactive Delay from nIOW (Trailing Edge)			125	ns
t5	IRQx Inactive Delay from nIOW	10		100	ns
t6	IRQx Active Delay from nRIx			100	ns

## **PARALLEL PORT**




FIGURE 23 - PARALLEL PORT TIMING

**TABLE 91 - PARALLEL PORT TIMING** 

NAME	DESCRIPTION	MIN	TYP	MAX	UNITS
t1	PD0-7, nINIT, nSTROBE, nAUTOFD Delay from nIOW			100	ns
t2	PINTR Delay from nACK, nFAULT			60	ns
t3	PINTR Active Low in ECP and EPP Modes	200		300	ns
t4	PINTR Delay from nACK			105	ns
t5	nERROR Active to PINTR Active			105	ns
t6	PD0 - PD7 Delay from IOW Active			100	ns

Note: PINTR refers to the IRQ used by the parallel port.

# **EPP 1.9 DATA OR ADDRESS WRITE CYCLE**




FIGURE 24 - EPP 1.9 DATA OR ADDRESS WRITE CYCLE

See timing parameters on next page (TABLE 92).

TABLE 92 - EPP 1.9 DATA OR ADDRESS WRITE CYCLE TIMING

NAME	DESCRIPTION	MIN	TYP	MAX	UNITS
t1	nIOW Asserted to PDATA Valid	0		50	ns
t2	nWAIT Asserted to nWRITE Change (Note 1)	60		185	ns
t3	nWRITE to Command Asserted	5		35	ns
t4	nWAIT Deasserted to Command Deasserted	60		190	ns
	(Note 1)				
t5	nWAIT Asserted to PDATA Invalid (Note 1)	0			ns
t6	Time Out	10		12	μS
t7	Command Deasserted to nWAIT Asserted	0			ns
t8	SDATA Valid to nIOW Asserted	10			ns
t9	nIOW Deasserted to DATA Invalid	0			ns
t10	nIOW Asserted to IOCHRDY Asserted	0		24	ns
t11	nWAIT Deasserted to IOCHRDY Deasserted	60		160	ns
	(Note 1)				
t12	IOCHRDY Deasserted to nIOW Deasserted	10			ns
t13	nIOW Asserted to nWRITE Asserted	0		70	ns
t14	nWAIT Asserted to Command Asserted (Note 1)	60		210	ns
t15	Command Asserted to nWAIT Deasserted	0		10	S
t16	PDATA Valid to Command Asserted	10			ns
t17	Ax Valid to nIOW Asserted	40			ns
t18	nIOW Asserted to Ax Invalid	10			ns
t19	nIOW Deasserted to nIOW or nIOR Asserted	40			ns
t20	nWAIT Asserted to nWRITE Asserted (Note 1)	60		185	ns
t21	nWAIT Asserted to PDIR Low	0			ns
t22	PDIR Low to nWRITE Asserted	0			ns

Note 1: nWAIT must be filtered to compensate for ringing on the parallel bus cable. WAIT is considered to have settled after it does not transition for a minimum of 50 nsec.

# **EPP 1.9 DATA OR ADDRESS READ CYCLE**




FIGURE 25 - EPP 1.9 DATA OR ADDRESS READ CYCLE

See timing parameters on next page (TABLE 93)

TABLE 93 - EPP 1.9 DATA OR ADDRESS READ CYCLE TIMING

NAME	DESCRIPTION	MIN	TYP	MAX	UNITS
t1	PDATA Hi-Z to Command Asserted	0		30	ns
t2	nIOR Asserted to PDATA Hi-Z	0		50	ns
t3	nWAIT Deasserted to Command Deasserted	60		180	ns
	(Note 1)				
t4	Command Deasserted to PDATA Hi-Z	0			ns
t5	Command Asserted to PDATA Valid	0			ns
t6	PDATA Hi-Z to nWAIT Deasserted	0			μS
t7	PDATA Valid to nWAIT Deasserted	0			ns
t8	nIOR Asserted to IOCHRDY Asserted	0		24	ns
t9	nWRITE Deasserted to nIOR Asserted (Note 2)	0			ns
t10	nWAIT Deasserted to IOCHRDY Deasserted	60		160	ns
	(Note 1)				
t11	IOCHRDY Deasserted to nIOR Deasserted	0			ns
t12	nIOR Deasserted to SDATA Hi-Z (Hold Time)	0		40	ns
t13	PDATA Valid to SDATA Valid	0		75	ns
t14	nWAIT Asserted to Command Asserted	0		195	ns
t15	Time Out	10		12	μS
t16	nWAIT Deasserted to PDATA Driven (Note 1)	60		190	ns
t17	nWAIT Deasserted to nWRITE Modified (Notes 1,2)	60		190	ns
t18	SDATA Valid to IOCHRDY Deasserted (Note 3)	0		85	ns
t19	Ax Valid to nIOR Asserted	40			ns
t20	nIOR Deasserted to Ax Invalid	10		10	ns
t21	nWAIT Asserted to nWRITE Deasserted	0		185	ns
t22	nIOR Deasserted to nIOW or nIOR Asserted	40			ns
t23	nWAIT Asserted to PDIR Set (Note 1)	60		185	ns
t24	PDATA Hi-Z to PDIR Set	0			ns
t25	nWAIT Asserted to PDATA Hi-Z (Note 1)	60		180	ns
t26	PDIR Set to Command	0		20	ns
t27	nWAIT Deasserted to PDIR Low (Note 1)	60		180	ns
t28	nWRITE Deasserted to Command	1			ns

Note 1: nWAIT is considered to have settled after it does not transition for a minimum of 50 ns. Note 2: When not executing a write cycle, EPP nWRITE is inactive high. Note 3: 85 is true only if t7 = 0.

# **EPP 1.7 DATA OR ADDRESS WRITE CYCLE**




FIGURE 26 - EPP 1.7 DATA OR ADDRESS WRITE CYCLE

See timing parameters on next page (TABLE 94).

TABLE 94 - EPP 1.7 DATA OR ADDRESS WRITE CYCLE TIMING

NAME	DESCRIPTION	MIN	TYP	MAX	UNITS
t1	nIOW Asserted to PDATA Valid	0		50	ns
t2	Command Deasserted to nWRITE Change	0		40	ns
t3	nWRITE to Command	5		35	ns
t4	nIOW Deasserted to Command Deasserted (Note 2)			50	ns
t5	Command Deasserted to PDATA Invalid	50			ns
t6	Time Out	10		12	μS
t8	SDATA Valid to nIOW Asserted	10			ns
t9	nIOW Deasserted to DATA Invalid	0			ns
t10	nIOW Asserted to IOCHRDY Asserted	0		24	ns
t11	nWAIT Deasserted to IOCHRDY Deasserted			40	ns
t12	IOCHRDY Deasserted to nIOW Deasserted	10			ns
t13	nIOW Asserted to nWRITE Asserted	0		50	ns
t16	PDATA Valid to Command Asserted	10		35	ns
t17	Ax Valid to nIOW Asserted	40			ns
t18	nIOW Deasserted to Ax Invalid	10			μS
t19	nIOW Deasserted to nIOW or nIOR Asserted	100			ns
t20	nWAIT Asserted to IOCHRDY Deasserted			45	ns
t21	Command Deasserted to nWAIT Deasserted	0			ns

Note 1: nWRITE is controlled by clearing the PDIR bit to "0" in the control register before performing an EPP Write.

Note 2: The number is only valid if nWAIT is active when IOW goes active.

# **EPP 1.7 DATA OR ADDRESS READ CYCLE**




FIGURE 27 - EPP 1.7 DATA OR ADDRESS READ CYCLE

See timing parameters on next page (TABLE 95).

TABLE 95 - EPP 1.7 DAT OR ADDRESS READ CYCLE TIMING

NAME	DESCRIPTION	MIN	TYP	MAX	UNITS
t2	nIOR Deasserted to Command Deasserted			50	ns
t3	nWAIT Asserted to IOCHRDY Deasserted	0		40	ns
t4	Command Deasserted to PDATA Hi-Z	0			ns
t5	Command Asserted to PDATA Valid	0			ns
t8	nIOR Asserted to IOCHRDY Asserted			24	ns
t10	nWAIT Deasserted to IOCHRDY Deasserted			50	ns
t11	IOCHRDY Deasserted to nIOR Deasserted	0			ns
t12	nIOR Deasserted to SDATA High-Z (Hold Time)	0		40	ns
t13	PDATA Valid to SDATA Valid			40	ns
t15	Time Out	10		12	μS
t19	Ax Valid to nIOR Asserted	40			ns
t20	nIOR Deasserted to Ax Invalid	10			ns
t21	Command Deasserted to nWAIT Deasserted	0			ns
t22	nIOR Deasserted to nIOW or nIOR Asserted	40			ns
t23	nIOR Asserted to Command Asserted			55	ns

Note: WRITE is controlled by setting the PDIR bit to "1" in the control register before performing an EPP Read.

## **ECP PARALLEL PORT TIMING**

#### Parallel Port FIFO (Mode 101)

The standard parallel port is run at or near the peak 500KBytes/sec allowed in the forward direction using DMA. The state machine does not examine nACK and begins the next transfer based on Busy. Refer to FIGURE 29.

## **ECP Parallel Port Timing**

The timing is designed to allow operation at approximately 2.0 Mbytes/sec over a 15ft cable. If a shorter cable is used then the bandwidth will increase.

#### Forward-Idle

When the host has no data to send it keeps HostClk (nStrobe) high and the peripheral will leave PeriphClk (Busy) low.

#### **Forward Data Transfer Phase**

The interface transfers data and commands from the host to the peripheral using an interlocked PeriphAck and HostClk. The peripheral may indicate its desire to send data to the host by asserting nPeriphRequest.

The Forward Data Transfer Phase may be entered from the Forward-Idle Phase. While in the Forward Phase the peripheral may asynchronously assert the nPeriphRequest (nFault) to request that the channel be reversed. When the peripheral is not busy it sets PeriphAck (Busy) low. The host then sets HostClk (nStrobe) low when it is prepared to send data. The data must be stable for the specified setup time prior to the falling edge of HostClk. The peripheral then sets PeriphAck (Busy) high to acknowledge the handshake. The host then sets HostClk (nStrobe) high. The peripheral then accepts the data and sets PeriphAck (Busy) low, completing the transfer. This sequence is shown in FIGURE 29.

The timing is designed to provide 3 cable round-trip times for data setup if Data is driven simultaneously with HostClk (nStrobe).

### **Reverse-Idle Phase**


The peripheral has no data to send and keeps PeriphClk high. The host is idle and keeps HostAck low.

#### **Reverse Data Transfer Phase**

The interface transfers data and commands from the peripheral to the host using an interlocked HostAck and PeriphClk. The Reverse Data Transfer Phase may be entered from the Reverse-Idle Phase. After the previous byte has beed accepted the host sets HostAck (nALF) low. The peripheral then sets PeriphClk (nACK) low when it has data to send. The data must be stable for the specified setup time prior to the falling edge of PeriphClk. When the host is ready to accept a byte it sets HostAck (nALF) high to acknowledge the handshake. The peripheral then sets PeriphClk (nACK) high. After the host has accepted the data it sets HostAck (nALF) low, completing the transfer. This sequence is shown in FIGURE 30.

## **Output Drivers**

To facilitate higher performance data transfer, the use of balanced CMOS active drivers for critical signals (Data, HostAck, HostClk, PeriphAck, PeriphClk) are used ECP Mode. Because the use of active drivers can present compatibility problems in Compatible Mode (the control by tradition, are specified signals, open-collector), the drivers are dynamically changed from open-collector to totem-pole. The timing for the dynamic driver change is specified in 1284 Extended Capabilities Port the IEEE Protocol and ISA Interface Standard, Rev. 1.14, July 14, 1993, available from Microsoft. The dynamic driver change must be implemented properly to prevent glitching the outputs.



**FIGURE 28 - PARALLEL PORT FIFO TIMING** 

## **TABLE 96 - PARALLEL PORT FIFO TIMING**

NAME	DESCRIPTION	MIN	TYP	MAX	UNITS
t1	DATA Valid to nSTROBE Active	600			ns
t2	nSTROBE Active Pulse Width	600			ns
t3	DATA Hold from nSTROBE Inactive (Note 1)	450			ns
t4	nSTROBE Active to BUSY Active			500	ns
t5	BUSY Inactive to nSTROBE Active	680			ns
t6	BUSY Inactive to PDATA Invalid (Note 1)	80			ns

Note 1: The data is held until BUSY goes inactive or for time t3, whichever is longer. This only applies if another data transfer is pending. If no other data transfer is pending, the data is held indefinitely.




FIGURE 29 - ECP PARALLEL PORT FORWARD TIMING

TABLE 97 - ECP PARALLEL PORT FORWARD TIMING

NAME	DESCRIPTION	MIN	TYP	MAX	UNITS
t1	nAUTOFD Valid to nSTROBE Asserted	0		60	ns
t2	PDATA Valid to nSTROBE Asserted	0		60	ns
t3	BUSY Deasserted to nAUTOFD Changed	80		180	ns
	(Notes 1,2)				
t4	BUSY Deasserted to PDATA Changed (Notes 1,2)	80		180	ns
t5	nSTROBE Deasserted to Busy Asserted	0			ns
t6	nSTROBE Deasserted to Busy Deasserted	0			ns
t7	BUSY Deasserted to nSTROBE Asserted (Notes 1,2)	80		200	ns
t8	BUSY Asserted to nSTROBE Deasserted (Note 2)	80		180	ns

Note 1: Maximum value only applies if there is data in the FIFO waiting to be written out.

Note 2: BUSY is not considered asserted or deasserted until it is stable for a minimum of 75 to 130 ns.




FIGURE 30 - ECP PARALLEL PORT REVERSE TIMING

**TABLE 98 - ECP PARALLEL PORT REVERSE TIMING** 


NAME	DESCRIPTION	MIN	TYP	MAX	UNITS
t1	PDATA Valid to nACK Asserted	0			ns
t2	nAUTOFD Deasserted to PDATA Changed	0			ns
t3	nACK Asserted to nAUTOFD Deasserted	80		200	ns
	(Notes 1,2)				
t4	nACK Deasserted to nAUTOFD Asserted (Note 2)	80		200	ns
t5	nAUTOFD Asserted to nACK Asserted	0			ns
t6	nAUTOFD Deasserted to nACK Deasserted	0			ns

Note 1: Maximum value only applies if there is room in the FIFO and terminal count has not been received. ECP can stall by keeping nAUTOFD low.

Note 2: nACK is not considered asserted or deasserted until it is stable for a minimum of 75 to 130 ns.

# **SERIAL PORT INFRARED TIMING**

## IRDA SIR RECEIVE




	Parameter	min	typ	max	units
t1	Pulse Width at	1.4	1.6	2.71	μs
t1	Pulse Width at	1.4	3.22	3.69	μs
t1	Pulse Width at	1.4	4.8	5.53	μs
t1	Pulse Width at	1.4	9.7	11.07	μs
t1	Pulse Width at	1.4	19.5	22.13	μs
t1	Pulse Width at	1.4	39	44.27	μs
t1	Pulse Width at	1.4	78	88.55	μs
t2	Bit Time at		8.68		μs
t2	Bit Time at		17.4		μs
t2	Bit Time at		26		μs
t2	Bit Time at		52		μs
t2	Bit Time at		104		μs
t2	Bit Time at		208		μs
t2	Bit Time at		416		μs
			1		

1. Receive Pulse Detection Criteria: A received pulse is considered received pulse is a minimum of 1 41us

2. IRRX: L5, CRF1 Bit 0 nIRRX: L5, CRF1 Bit 0 = 0

FIGURE 31 - IRDA SIR RECEIVE TIMING

# **IRDA SIR TRANSMIT**



	Parameter	min	typ	max	units
t1	Pulse Width at 115kbaud	1.41	1.6	2.71	μs
t1	Pulse Width at 57.6kbaud	1.41	3.22	3.69	μs
t1	Pulse Width at 38.4kbaud	1.41	4.8	5.53	μs
t1	Pulse Width at 19.2kbaud	1.41	9.7	11.07	μs
t1	Pulse Width at 9.6kbaud	1.41	19.5	22.13	μs
t1	Pulse Width at 4.8kbaud	1.41	39	44.27	μs
t1	Pulse Width at 2.4kbaud	1.41	78	88.55	μs
12	Bit Time at 115kbaud		8.68		μs
ť2	Bit Time at 57.6kbaud		17.4		μs
t2	Bit Time at 38.4kbaud		26		μs
ť2	Bit Time at 19.2kbaud		52		μs
ť2	Bit Time at 9.6kbaud		104		μs
ť2	Bit Time at 4.8kbaud		208		μs
ť2	Bit Time at 2.4kbaud		416		μs

## Notes:

- 1. In DA @ 115k is HPSIR compatible. In DA @ 2400 will allow compatibility with HP95LX and 48SX.
- 2. IRTX: L5, CRF1 Bit 1 = 1 (default) nI RTX: L5, CRF1 Bit 1 = 0

FIGURE 32 - IRDA SIR TRANSMIT TIMING

## **ASK IR RECEIVE**




FIGURE 33 - AMPLITUDE SHIFT KEYED IR RECEIVE TIMING

## **ASK IR TRANSMIT**





FIGURE 34 - ASK IR TRANSMIT TIMING



## Notes:

- 1) Coplanarity is 0.08 mm or 3.2 mils maximum.
- 2) Tolerance on the position of the leads is 0.080 mm maximum.
- 3) Package body dimensions D1 and E1 do not include the mold protrusion. Maximum mold protrusion is 0.25 mm.
- 4) Dimensions for foot length L measured at the gauge plane 0.25 mm above the seating plane.
- 5) Details of pin 1 identifier are optional but must be located within the zone indicated.
- 6) Controlling dimension: millimeter

# FDC37B72x ERRATTA SHEET

PAGE	SECTION/FIGURE/ENTRY	CORRECTION	DATE REVISED
85	Figure 3/Heading	See Italicized Text	1/8/99
142	Table	See Italicized Text	1/8/99



80 ARKAY DRIVE, HAUPPAUGE, NY 11788 (631) 435-6000, FAX (631) 273-3123

Copyright © 2007 SMSC or its subsidiaries. All rights reserved.

Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information sufficient for construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no responsibility is assumed for inaccuracies. SMSC reserves the right to make changes to specifications and product descriptions at any time without notice. Contact your local SMSC sales office to obtain the latest specifications before placing your product order. The provision of this information does not convey to the purchaser of the described semiconductor devices any licenses under any patent rights or other intellectual property rights of SMSC or others. All sales are expressly conditional on your agreement to the terms and conditions of the most recently dated version of SMSC's standard Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement"). The product may contain design defects or errors known as anomalies which may cause the product's functions to deviate from published specifications. Anomaly sheets are available upon request. SMSC products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of SMSC and further testing and/or modification will be fully at the risk of the customer. Copies of this document or other SMSC literature, as well as the Terms of Sale Agreement, may be obtained by visiting SMSC's website at http://www.smsc.com. SMSC is a registered trademark of Standard Microsystems Corporation ("SMSC"). Product names and company names are the trademarks of their respective holders.

SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND ALL WARRANTIES ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE. IN NO EVENT SHALL SMSC BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF SMSC OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

FDC37B72x Rev. 02-16-07