SONY

CXA1782BQ/BR

RF Signal Processing Servo Amplifier for CD players

Description

The CXA1782BQ/BR is a bipolar IC with built-in RF signal processing and various servo ICs. A CD player servo can be configured by using this IC, DSP and driver.

Features


- Low operating voltage (Vcc = 3.0 to 5.5V)
- Low power consumption (39mW, Vcc= 3.0V)
- Supports pickup of either current output, voltage output
- Automatic adjustment comparator for tracking balance and gain
- · Single power supply operation

Applications

- RF I-V amplifier, RF amplifier
- · Focus and tracking error amplifier
- APC circuit
- Mirror detection circuit
- · Defect detection and prevention circuits
- Focus servo control
- · Tracking servo control
- · Sled servo control
- Comparators of tracking adjustment for balance and gain

Structure

Bipolar silicon monolithic IC



Absolute Maximum Ratings($Ta = 25^{\circ}C$)

 Supply voltage 	Vcc	7	٧
• Operating temperature	Topr	-20 to +75	°C
Storage temperature	Tstg	-65 to +150	°C

· Allowable power dissipation

PD 833 (CXA1782BQ) mW 457 (CXA1782BR) mW


Recommended Operating Condition

Operating supply voltage

Vcc 3.0 to 5.5 V

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



- The switch state in Block Diagram is for initial resetting.
- Switch turns to side for 1 and to side for 0 in Serial Data Truth Table on pages 28 and 29.
- DFCT switch turns to side when defect signal generates for DEFECT = E in Serial Data Truth Table.
- TG1 switch turns to O side and TG2 switch is left open when TG1 and TG2 (address 1 : D3) is 1.

Pin Description

Pin De	scription			
Pin No.	Symbol	I/O	Equivalent circuit	Description
1	FEO	0	25p 147 174k 174k 10k 10k	Focus error amplifier output. Connected internally to the FZC comparator input.
2	FEI	I	2 147 W 100k	Focus error input.
3	FDFCT	ı	3 + 147 W	Capacitor connection pin for defect time constant.
4	FGD	ı	147 4 147 130k 130k 20µ	Ground this pin through a capacitor when decreasing the focus servo high-frequency gain.
5	FLB	ı	\$ 40k	External time constant setting pin for increasing the focus servo low frequency.
6	FE_O	0		Focus drive output.
13	TA_O	0	6 13 16	Tracking drive output.
16	SL_O	0	250μ	Sled drive output.
7	FE_M	ı	7 \$\frac{147}{\text{\$\sqrt{\qquad\end{\text{\$\sqrt{\qquad\end{\text{\$\sqrt{\qquad\end{\text{\$\sqrt{\qquad\end{\text{\$\sqrt{\qquad\end{\text{\$\sqrt{\qquad\end{\qquad\end{\text{\$\sqrt{\qquad\end{\qquad\end{\text{\$\sqrt{\qquad\end{\qqqq}}}}} \qquad\end{\qqqq\end{\qqqq\end{\qqqq}}}} \qqq\end{\qqqq\end{\qqqq\end{\qqqq}}}} \qqq\end{\qqqq\end{\qqqq\end{\qqqq}}}} \qqqq\end{\qqqq\end{\qqqqq\end{\qqqqq}}}} \qqqq\qqqq\end{\qqqq\end{\qqqqq\end{\qqqqq\end{\qqqqq\end{\qqqqq\end{\qqqqq\end{\qqqq\end{\qqqqqq\end{\qqqqq\end{\qqqqq\end{\qqqqq\end{\qqqqq\end{\qqqqq\end{\qqqqq\end{\qqqqq\end{\qqqq\qqqq\enq\enq\enq\enq\enq\enq\enq\e	Focus amplifier negative input pin.

Pin No.	Symbol	1/0	Equivalent circuit	Description
8	SRCH	I	8 147 W 50k ≤ 111µ	External time constant setting pin for generating focus servo waveform.
9	TGU	-	9	External time constant setting pin for switching tracking high-frequency gain.
10	TG2	I	10 → 470k ≥ 2μ	External time constant setting pin for switching tracking high-frequency gain.
11	FSET	ı	147k W \$15k \$15k	High cut-off frequency setting pin for focus and tracking phase compensation amplifier.
12	TA_M	1	147 W 111µ	Tracking amplifier negative input.
14	SL_P	1	147 M	Sled amplifier non-inversed input.
15	SL_M	I	147 W 22µ	Sled amplifier negative input pin.

Pin No.	Symbol	I/O	Equivalent circuit	Description
17	ISET	I	147	Setting pin for Focus search, Track jump, and Sled kick current.
19	CLK	I		Serial data transfer clock input from CPU. (no pull-up resistance)
20	XLT	ı	19 147 1k	Latch input from CPU. (no pull-up resistance)
21	DATA	1		Serial data input from CPU. (no pull-up resistance)
22	XRST	ı		Reset input; resets at Low. (no pull-up resistance)
23	C. OUT	0	147 (23) — W	Track number count signal output.
24	SENS	0	(23) W \$ 100k	Outputs FZC, DFCT, TZC, gain, balance, and others according to the command from CPU.
25	FOK	0	25 \$20k \$40k \$100k	Focus OK comparator output. (DC voltage: 10kΩ load.resistance is connected)
26	CC2	0	28 W W W W 147 A 27	Input pin for the DEFECT bottom hold output capacitance-coupled.
27	CC1	I	T S W S S S S S S S S S S	DEFECT bottom hold output.
28	СВ	1	147 4 (26)	Connection pin for DEFECT bottom hold capacitor.

Pin No.	Symbol	I/O	Equivalent circuit	Description
29	СР	l	29 147 (29 4)	Connection pin for MIRR hold capacitor. MIRR comparator non-inversed input.
30	RF_I	I	\$ 147 + W+W+K 3+ K	Input pin for the RF summing amplifier output capacitance-coupled.
31	RF_O	0		RF summing amplifier output. Eye-pattern check point.
32	RF_M	t	3) \$\frac{147}{4}\$ \$\frac{2}{4}\$ \$\frac{147}{4}\$ \$\frac{2}{4}\$ \$\frac{147}{4}\$ \$\frac{2}{4}\$ \$\frac{147}{4}\$ \$\frac{2}{4}\$ \$\frac{127}{4}\$ \$\frac{2}{4}\$ \$\frac{127}{4}\$ \$\frac{2}{4}\$ \$\frac{127}{4}\$ \$\frac{2}{4}\$ \$\frac{127}{4}\$ \$\frac{2}{4}\$ \$\frac{127}{4}\$ \$\frac{2}{4}\$ \$\frac{127}{4}\$ \$\frac{127}{4	RF summing amplifier inversed input. The RF amplifier gain is determined by the resistance connected between this pin and RFO pin.
33	LD	0	147 850 33 W W	APC amplifier output.
34	PHD	I	100k 34 100k	APC amplifier input.
35 36	PHD1 PHD2	f t	35 36 36 100μ ≤ 11.6k	RF I-V amplifier inversed input. Connect these pins to the photo diode A + C and B + D pins.

Pin No.	Symbol	I/O	Equivalent circuit	Description
37	FE_BIAS	1	32k W— 164k 25p 8µ	Bias adjustment of focus error amplifier.
38 39	F E	I I	147 38 39 10µ 513	F I-V and E I-V amplifier inversed input. Connect these pins to photo diodes F and E.
40	El	_	6.8k 102k 57k 28k 260k 260k 20.3k	I-V amplifier E gain adjustment. (When not using automatic balance adjustment)
42	TEO	0	147 \$12k 22k 10k 4.8k W 150k 4.8k	Tracking error amplifier output. E-F signal is output is input.
43	LPFI	ı	43 147 W	Comparator input for balance adjustment. (Input from TEO through LPF.)

Pin No.	Symbol	I/O	Equivalent circuit	Description
44	TEI	I	147 100k W W	Tracking error input.
47	TDFCT	1	47 + 147 W	Capacitor connection pin for defect time constant.
45	ATSC	l	10k 45 100k 100k 100k 100k 100k	Window comparator input for ATSC detection.
46	TZC	1	10k 10k 10k 10k	Tracking zero-cross comparator input.
48	VC	0	50 \$120 48 VC	(Vcc + Vee)/2 DC voltage output.


Electrical Characteristics

Electri	ical	lectrical Characteristics																			$(VCC = 1.5V, VEE = -1.5V, Ta = 25^{\circ}C)$	VEE =	-1.5V,	Ta = 2	2°C
		94								SW (Sondi	SW conditions							6	Measure-	Measurement conditions		Ratings		į.
			-	8	3 2	4	2	9	8 2	8	9 1	10 11	12 13	3 14	1 15	16	17	18		ment pin		Min.	Тур.	Мах.	5
F	ರ	Current consumption 1																	RST	18		10	14	20	mA
T2	ರ	Current consumption 2		<u> </u>						•										14		-20	-14	-10	Ψ
Т3	د	Offset																		31		-50	0	20	mV
T 4	əililqı	Voltage gain	0	0																	1kHz input ratio	25.1	28.1	31.1	dВ
T5	ns 7	Max. output voltage-High	0																		V1 = 100mVDC	1.2	1.3		>
16	H	Max. output voltage-Low		0																>	V1 = -100mVDC	1	6'0-	-0.3	>
1		Offset																		1		-120	0	120	μV
T8		Voltage gain 1	0																		V1 = 1kHz I/O ratio	27.0	30.0	33.0	В
T9	plifie	Voltage gain 2	Ť	0		ļ				-		_									V1 = 1kHz I/O ratio	27.0	90.08	33.0	ВВ
T10	ms 3	Voltage gain difference			<u> </u>					-												9:0	0	3.0	æ
T11	3	Max. output voltage-High	Ť	0																	V1 = 100mVDC	1.0	1.3	_	>
T12	,	Max. output voltage-Low	0																	\	V1 = 100mVbc	ı	-1.3	-1.0	>
T13		Offset																	\	42		-25	0	25	m V
T14		Voltage gain Fo		_	0														3F		V1 = 1kHz TOG1, 2, 3: OFF	0.5	3.5	6.5	ф
T15		Voltage gain Fi			0														36		V1 = 1kHz TOG1: ON Reference to Ro	-2.33	-1.83	-1.33	æ
T16	lifier	Voltage gain F2			0														3D		V1 = 1kHz TOG2: ON Reference to R	-3.93	-3.43	-2.93	용
T17	qms 3T	Voltage gain F3			0														3B		V1 = 1kHz TOG3: ON Reference to R	-6.69	-6.19	-5.69	뜅
T18		Voltage gain Eb				0													37		V1 = 1kHz TOG1, 2, 3: OFF	9.0-	2.4	5.4	g
T19		Voltage gain E				0													98		V1 = 1kHz BAL1: ON Reference to Eo	0.1	0.4	0.7	용
T20		Voltage gain E				0													35	-	V1 ≈ 1kHz BAL2: ON Reference to Eo	0.4	0.7	1.0	æ


.=					-	-	->	>			~				_						
=		8	>	>	٦.	γm	μV	Λm	Λm	쁑	쁑	gp P	>	>	/m	μV	٦m	쁑	gp B	뜅	>
	Мах.	1.68		-0.5	စ္တ	900	1500	200	100	24	53	-35	ı	-1.0	-360	640	265	17.6	20.1	6 ₆	
Ratings	Тур.	1.38	9.0	9.9						21.0	51		1.3	-1.3	-200	200	225	14.6	18.1		1.3
	Min.	1.08	0.5	1	006-	400	350		-100	18	49		1.0	1	-640	360	185	12.25	16.1		1.0
Measurement conditions		V1 = 1kHz BAL3: ON Reference to Eo	V1 = 1Voc BAL2: ON	V1 = 1V0c BAL2: ON	V2 = 120mV	V2 = 145mV	V2 = 170mV	0.8mA sink			T29 + T8 (or T9)	Output gain difference betweer SD = 00 and SD = 08.	V1 = 200mVbc	V1 = -200mVpc			Pin 1 threshold (preliminary)		T37 + T14	Output gain difference betweer SD = 00 and SD = 08.	V1 = -0.5Vbc
Measure-	ment pir	42		-	33			-	48	9						->	24	13			-
6		33	3F						A	80	•	00	90	90	05	03	00	25			-
	18				-																
	17				0	0	0	0													
	16							0													
	15																				
	14																				
	13																				0
	12																				
2	11								,				0	0							
ditio	10									0		0	0	0							
SW conditions	6								0												
S	8																				
	7																				
	9																	0		0	0
	5																				
	4	0		0																	
	3		0								•										
	2																				
	-																0				
E	IIAIII	Voltage gain B	Max. output voltage-High	Max. output voltage-Low	Output voltage 1	Output voltage 2	Output voltage 3	Output voltage 4	Center amplifier output offset	DC voltage gain	FCS total gain	Feed through	Max. output voltage-High	Max. output voltage-Low	Search voltage (-)	Search voltage (+)	FZC threshold	DC voltage gain	TRK total gain	Feed through	Max. output voltage-High
		plifier		ΙΤ	ļ	0.	. 4					0/	uəs ş	FCS					OVI	TEK se	
		T21	722	T23	T24	T25	T26	T27	T28	T29	T30	131	T32	T33	T34	T35	136	T37	T38	T39	T40

±	=	>	È	۳ ک	Ž	È	<u>}</u>	Y E	A M	٦ ٧	8 B	8	>		>	٦ ک	kHz	d-d/	d-d^	7	Ř Ž	d-d/	Vp-p
											ō		_	۸	Vm 0		후		γ	KHZ	주		. d
ا پ	Мах	-1.0	-360	640	-7	22	20	52	140	-330		-34		-1.0	-450	750		0.3		-		0.5	
Ratings	Тур.	-1.3	-200	200	-15	5	0	11	130	-356			1.3	-1.3	009–	009							
	Min.		640	360	-25	7	-50	12	120	-400	20		1.0		-750	450	30		1.8		2.5		1.8
Measurement conditions		V1 = +0.5Vbc										Output gain difference between SD = 20 and SD = 25.	V1 = +0.4Voc	V1 = -0.4Vbc			Measures at C. OUT pin.	Measures at C. OUT pin.	Measures at C. OUT pin.	Measures at SENS pin.	Measures at SENS pin.	Measures at SENS pin.	Measures at SENS pin.
Measure-	ment pin	13		*	9	-	24		-	22	16					-	23		-	24			
6	3	52	သူ	28	52	52	52	8	38	\	25	20	52	-	23	22	14		_	10			-
	18								0														
	17																						
	16																						
	15									0							0	0	0				
	14										0	0	0	0				·					
	13	0																					
	12																						
ຊ	11																						
ditic	10																						
SW conditions	6																						
Ś	8						0										0	0	0				
	7				0	0																	
	9	0				<u> </u>																	
	5							0															
	4																						
	က																						
	7																			0	0	0	0
Ш	-	>															Ļ			0	0	0	0
mat		Max. output voltage-Low	Jump output voltage (-)	Jump output voltage (+)	ATSC threshold (-)	ATSC threshold (+)	TZC threshold	BAL COMP threshold	GAIN COMP threshold	FOK threshold	DC open gain	Feed through	Max. output voltage-High	Max. output voltage-Low	Kick voltage (-)	Kick voltage (+)	Max. operating frequency	Min. input operating frequency	Max. input operating frequency	Min. operating frequency	Max. operating frequency	Min. input operating frequency	Max. input operating frequency
					OVI	k 2e	ЯT						pəls	3				AAIM			1	DEFEC	
		T41	T42	T43	T44	T45	T46	147	T48	T49	T50	T51	T52	T53	T54	T55	T56	T57	T58	T59	T60	T61	T62

Electrical Characteristics Measurement Circuit



Application Circuit




Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Description of Functions

RF Amplifier


The photo diode currents input to the input pins (PD1 and PD2) are each I-V converted across a 528k equivalent resistor at the PD IV amplifiers. The current is added at the RF summing amplifier, and the photo diode (A + B + C + D) current-voltage converted voltage is output to the RFO pin. An eye-pattern check can be performed at this pin.



The low frequency component of the RFO output voltage is $A \neq 0 = 2.2 \times (VA + VB) = 127.6 k\Omega \times (iPD1 + iPD2)$.

Focus Error Amplifier

The focus error amplifier calculates the difference between output VA and VB of the RF I-V amplifier, and output current-voltage converted voltage of the photo diode (A + C - B - D).




The FE output voltage (low frequency) is $\forall E = 5.4 \times (VA - VB) = (iPD2 - iPD1) \times 315 k\Omega$.

Be aware that the rotation of the focus bias volume has reversed for the usual CD RF IC.

Tracking Error Amplifier

The photo diode currents input at E and F pins are each current-voltage converted by the E I-V and F I-V amplifiers.



The CXA1782B tracking block has built-in circuits for balance and gain adjustments to enable software-based automatic adjustment.

The balance adjustment is performed by varying the combined resistance value of the T-configured feedback resistance at E I-V AMP.


F I-V AMP feedback resistance =
$$R_{1} + R_{F2} + \frac{R_{F1} \times R_{F2}}{R_{F3}} = 403 k\Omega$$

E I-V AMP feedback resistance = $R_{1} + R_{E2} + \frac{R_{E1} \times R_{E2}}{R_{E3}}$

Vary the value of Re3in the formula above by using the balance adjustment switches (BAL1 to BAL3). For the gain adjustment, resstance divide the TE AMP output with the gain adjustment switches (TOG1 to TOG3), and output at Pin 42.

These balance and gain adjustment switches are controlled through software commands.

Tracking Automatic Adjustment for Gain/Balance



The CXA1782B has balance control, gain control, and comparator circuits required to perform tracking automatic adjustment. LPF is set externally at approximately 100Hz.

Balance adjustment

This adjustment is performed by routing the tracking error signal (TE signal) through the LPF, extracting the offset DC, and comparing it to the reference level.

However, the TE signal frequency distribution ranges form DC to 2kHz. Merely sending the signal through the LPF leaves lower frequency components, and the complete DC offset can not be extracted. To extract it, monitor the TE signal frequency at all times, and perform adjustment only when, at minimum, a frequency that can lower a sufficient gain appears on the LPF. Use the C. OUT output to check this frequency.

· Gain adjustment

This adjustment is performed by routing the TE signal through the HPF and comparing the AC component to the reference level. The HPF is implemented by taking the difference between the TE signal and the LPF component input to Pin 43.


The comparison signal is output from Pin 24 (SENS). Address 3 selects the automatic adjustment comparator output, and HPF for data (D3) = "1" or LPF for data (D3) = "0" is selected.

• The anti-shock circuit always operates in the CXA1782B so that TG1 and TG2 (address 1 : D3) should be set to "1" for tracking adjustment to prevent this effect.

When the anti-shock function is not used, Pin 45 (ATSC) should be fixed to VC.


Center Voltage Generation Circuit

Maximum current is approximately $\pm 3mA$. Output impedance is approximately 50Ω




APC Circuit

When driving a constant current, the optical output by the laser diode possesses large negative temperature characteristics. Therefore, the current must be controlled with the monitor photo diode to ensure the output remains constant.



Focus Servo



The above figure shows a block diagram of the focus servo.

Ordinarily the FE signal is input to the focus phase compensation circuit through a 68 kresistance; however, when DFCT is detected, the FE signal is switched to pass through a low-pass filter formed by the internal $100 \text{k}\Omega$ resistance and the capacitance connected to Pin 3. When this DFCT prevention circuit is not used, leave Pin 3 open. An additional note, defect switch operation can be enabled and disabled with command.

The capacitor connected between Pin 5 and GND is a time constant to raise the low frequency in the normal playback state.


The peak frequency of the focus phase compensation is approximately 1.2kHz when a resistance of 500s connected to Pin 11.

The focus search height is approximately ± 1.1 Vp-p when using the constants indicated in the above figure. This height is inversely proportional to the resistance connected between Pin 17 and GND. However, changing this resistance also changes the height of the track jump and sled kick as well.

The FZC comparator inversed input is set to 15% of &c and VC (Pin 48); (Vcc - VC) × 15%.

Note) 510k Ω resistance is recommended for Pin 11.

Tracking Sled Servo



The above figure shows a block diagram of the tracking and sled servo.

The capacitor connected between Pins 9 and 10 is a time constant to decrease the high-frequency gain when TG2 is off. The peak frequency of the tracking phase compensation is approximately 1.2kHz when a 5100k resistance connected to Pin 11. In the CXA1782B, TG1 and TG2 are inter-linked switches.

To jump tracks in FWD and REV directions, turn TM3 or TM4 on. During this time, the peak voltage applied to the tracking coil is determined by the TM3 or TM4 current and the feedback resistance from Pin 12. To be more specific,

Track jump peak voltage = TM3 (or TM4) current feedback resistance value

The FWD and REV sled kick is performed by turning TM5 or TM6 on. During this time, the peak voltage applied to the sled motor is determined by the TM5 or TM6 current and the feedback resistance from Pin 15;


Sled jump peak voltage = TM5 (or TM6) current feedback resistance

The values of the current for each switch are determined by the resistance connected between Pin 17 and GND. When this resistance is 120kD:

TM3 (or TM4) = $\pm 11\mu$ A, and TM5 (or TM6) = $\pm 22\mu$ A.

As is the case with the FE signal, the TE signal is switched to pass through a low-pass filter formed by the internal resistance ($100 \text{k}\Omega$) and the capacitance connected to Pin 47.

Focus OK Circuit



The focus OK circuit creates the timing window okaying the focus servo from the focus search state.


The HPF output is obtained at Pin 30 from Pin 31 (RF signal), and the LPF output (opposite phase) of the focus OK amplifier output is also obtained.

The focus OK output reverses when $\forall FI - VRFO \approx -0.37V$.

Note that, C5 determines the time constant of the HPF for the EFM comparator and mirror circuit and the LPF of the focus OK amplifier. Ordinarily, with a C5 equal to 0.01µF selected, the fc is equal to 1kHz, and block error rate degradation brought about by RF envelope defects caused by scratched discs can be prevented.

DEFECT Circuit


After the RFI signal is reversed, two time constants, long and short, are held at bottom. The short time constant bottom hold responds to 0.1ms or greater disc mirror defects, and the long time constant bottom hold holds the pre-defect mirror level. By differentiating and level shifting these constants with C coupling and comparing both signals, the mirror defect detection signal is generated.



Mirror Circuit

The mirror circuit performs peak and bottom hold after the RFI signal has been amplified.

The peak and bottom holds are both held through the use of a time constant. For the peak hold, a time constant can follow a 30kHz traverse, and, for the bottom hold, one can follow the rotation cycle envelope fluctuation.



The DC playback envelope signal J is obtained by amplifying the difference between the peak and bottom hold signals H and I. Signal J has a large time constant of 2/3 its peak value, and the mirror output is obtained by comparing it to the peak hold signal K. Accordingly, when on the disc track, the mirror output is Low; when between tracks (mirrored portion), it is High; and when a defect is detected, it is High. The mirror hold time constant must be sufficiently large compared with the traverse signal.

In the CXA1782B, this mirror output is used only during braking operations, and no external output pin is attached. Accordingly, when connecting DSP such as the CXD2500 with MIRR input pin, input the C. OUT output to the MIRR input of the DSP.

Commands

The input data to operate this IC is configured as 8-bit data; however, below, this input data is represented by 2-digit hexadecimal numerals in the form \$XX, where X is a hexadecimal numeral between 0 and F. Commands for the CXA1782B can be broadly divided into four groups ranging in value from \$0X to \$3X.

1. \$0X ("FZC" at SENS pin (Pin 24))

These commands are related to focus servo control.

The bit configuration is as shown below.

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	FS4	DEFECT	FS2	FS1

Four focus-servo related switches exist: FS1, FS2, FS4, and DEFECT corresponding to D0 to D3, respectively.

- When FS1 = 0, Pin 8 is charged to $(22\mu A 11\mu A)$ 50kΩ = 0.55V. If, in addition, FS2 = 0, this voltage is no longer transferred, and the output at Pin 6 becomes 0V.
- \$02 From the state described above, the only FS2 becomes 1. When this occurs, a negative output is output at Pin 6. This voltage level is obtained by equation 1 below.

$$(22\mu A - 11\mu A) \times 50$$
k $\Omega \times \underline{\qquad}$ resistance between Pins 6 and 7 Equation 1

\$03 From the state described above, FS1 becomes 1, and a current source of +22μA is split off.

Then, a CR charge/discharge circuit is formed, and the voltage at Pin 8 decreases with the time as shown in Fig. 1 below.




Fig. 1. Voltage at Pin 8 when FS1 gose from 0→1

This time constant is obtained with the 50\(\text{Q} \) resistance and an external capacitor.

By alternating the commands between \$02 and \$03, the focus search voltage can be constructed. (Fig. 2)




Fig. 2. Constructing the search voltage by alternating between \$02 and \$03. (Voltage at Pin 6)

\$04 When the fact that the RF signal is missing is detected and scratches on the disc are detected with DEFECT = 0, DFCT (FS3) is turned ON.

1-1, FS4

This switch is existed between the focus error input (Pin 2) and the focus phase compensation, and is in charge of turning the focus servo on and off.

$$\$00 \rightarrow \$08$$
Focus off \leftarrow Focus on

1-2. Procedure of focus activation

For description, suppose that the polarity is as described below.

- a) The lens is searching the disc from far to near;
- b) The output voltage (Pin 6) is changing from negative to positive; and
- c) The focus S-curve is varying as shown below.




Fig. 3. S-curve

The focus servo is activated at the operating point indicated by A in Fig. 3. Ordinarily, focus searching and the turning the focus servo switch on are performed during the focus S-curve transits the point A indicated in Fig. 3. To prevent misoperation furthermore, this signal is ANDed with the focus OK signal.

In this IC, FZC (Focus Zero Cross) signal is output from the SENS pin (Pin 24) as the point A transit signal. In addition, focus OK is output as a signal indicating that the signal is in focus (can be in focus in this case).

Following the line of the above description, focusing can be well obtained by observing the following timing chart.




Fig. 4. Focus ON timing chart

Note that the time from the High to Low transition of FZC to the time command \$08 is asserted must be minimized. To do this, the software sequence shown in B is better than the sequence shown in A.




Fig. 5. Poor and good software command sequences

1-3. SENS pin (Pin 24)

The output of the SENS pin differs depending on the input data as shown below.

\$0X: FZC

\$1X: DEFECT

\$2X: TZC

\$3X: Automatic adjustment comparator output

\$4X to 7X: HIGH-Z

2. \$1X ("DEFECT" at SENS pin (Pin 24))

These commands deal with switching TG1/TG2, brake circuit ON/OFF, and the sled kick output.

The bit configuration is as follows **D7** D6 D5 D4 D3 D1 D2 D₀ 0 0 TG1, TG2 Break Sled kick circuit height ON/OFF ON/OFF

Sled kid	k height	Relative
D1 (PS1)	D0 (PS0)	value
0	0 1	±1 ±2
1	0 1	Don't use

TG1, TG2

The purpose of these switches is to switch the tracking servo gain Up/Normal. TG1 and TG2 are interlinked switches. The brake circuit (TM7) is to prevent the occurrence of such frequently occurring phenomena as extremely degraded actuator settling due to the servo motor exceeding the linear range causing what should be a 100-track jump to fall back down to a 10-track jump after a 100 or 10-track jump has been performed. To do this, when the actuator travels radially; that is, when it traverses from the inner track to the outer track of the disc and vice versa, the brake circuit utilizes the fact that the phase relationship between the RF envelope and the tracking error is 180° out-of-phase to cut the unneeded portion of the tracking error and apply braking.




Fig. 6. TMI movement during braking operation




Fig. 7. Internal waveform

3. \$2X ("TZC" at SENS pin (Pin 24))

These commands deal with turning the tracking servo and sled servo ON/OFF, and creating the jump pulse and fast forward pulse during access operations.

D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	Trackin	g	Sled	
				control		contro	l
				00: OF	F	00: O	FF
				01: Ser	vo ON	01: S	ervo ON
				10: F-JI	UMP	10: F-	FAST FORWARD
				11: R-J	UMP	11: R	FAST FORWARD
					\downarrow		↓
				TM1, T	M3, TM4	TM2,	TM5, TM6

4. \$3X

These commands control the balance and gain control circuit switches used during automatic tracking adjustment.

All these switches in the initial resetting state aer ON.


• Balance adjustment

The balance adjustment switches BAL1 to BAL3 can be controlled by setting D3 = 0. The switches are set using D0 to D2.

At this time, the balance adjustment LPF comparator output is selected at the SENS pin.

Data is D3 = 0 and it is set by specifying switch conditions D0 to D2 and sending a latch pulse.


Sending a latch pulse when D3 = 1 does not change the balance switch settings.



Balance adjustment


Gain adjustment

The gain adjustment switches TOG1 to TOG3 can be controlled by setting D3 = 1. These switches are set using D0 to D2. At this time, the balance adjustment HPF comparator output is selected for SENS pin. In a fashion similar to the method used with the balance adjustment, set the data by sending a latch pulse with D3 = 1, specifying the switch conditions D0 to D2.



Gain adjustment

CPU Serial Interface Timing Chart



(Vcc = 3.0V)

Item	Symbol	Min.	Type.	Мах.	Unit
Clock frequency	fck			1	MHz
Clock pulse width	fwck	500			ns
Setup time	tsu	500			ns
Hold time	th	500			ns
Delay time	to	500			ns
Latch pulse width	twL	1000			ns
Data transfer interval	tco	1000			ns

System Control

lès as	ADDRESS			S	DATA				SENS
Item	D7	D6	D5	D4	D3	D2	D1	D0	output
Focus Control	0	0	0	0	FS4 Focus ON = 1, OFF = 0	DEFECT (FS3) Disable = 1 Enable = 0	FS2 Search ON = 1, OFF = 0	FS1 Search Up = 1, Down = 0	FZC
Tracking Contro	0	0	0	1		Brake ON = 1, OFF = 0	Sled Kick + 2	Sled Kick + 1	DEFECT
Tracking Mode	0	0	1	0	Tracking Mode	*1	Sled Mode *2		TZC
Select	0	0	1	1	Automatic trac	automatic tracking adjustment mode		Gain/Bal	

*1 TRACKING MODE

	D3	D2
OFF	0	0
ON	0	1
FWD JUMP	1	0
REV JUMP	1	1

*2 SLED MODE

	D1	D0
OFF	0	0
ON	0	1
FWD MOVE	1	0
REV MOVE	1	1

Serial Data Truth Table

Serial Data	Hex		Functi	ons	
FOCUS CONTROL		FS4	FS = 4 DEFECT		FS1
0000000	\$00	0	E	0	0
00000001	\$01	0	E	0	1
0000010	\$02	0	E	1	0
00000011	\$03	0	E	1	1
00000100	\$04	0	D	0	0
00000101	\$05	0	D	0	1
00000110	\$06	0	D	1	0
00000111	\$07	0	D	1	1
00001000	\$08	1	E	0	0
00001001	\$09	1	E	0	1
00001010	\$0A	1	E	1	0
00001011	\$0B	1	E	1	1
00001100	\$0C	1	D	0	0
00001101	\$0D	1	D	0	1
00001110	\$0E	1	D	1	0
00001111	\$0F	1	D	1	1

DEFECT E: enable D: disable

TRACKING MODE	Hex	TM = 6 5 4 3 2 1
00100000	\$20	0 0 0 0 0 0
00100001	\$21	000010
00100010	\$22	010000
00100011	\$23	100000
00100100	\$24	000001
00100101	\$25	000011
00100110	\$26	010001
00100111	\$27	100001
00101000	\$28	000100
00101001	\$29	000110
00101010	\$2A	010100
00101011	\$2B	100100
00101100	\$2C	001000
00101101	\$2D	001010
00101110	\$2E	011000
00101111	\$2F	101000

Automatic		TOG SW	BAL SW
adjustment mode	Hex	3 2 1	3 2 1
00110000	\$30		111
00110001	\$31		1 1 0
00110010	\$32		101
00110011	\$33		100
00110100	\$34		0 1 1
00110101	\$35		010
00110110	\$36		001
00110111	\$37		000
00111000	\$38	111	
00111001	\$39	1 1 0	
00111010	\$3A	101	
00111011	\$3B	100	
00111100	\$3C	011	
00111101	\$3D	010	
00111110	\$3E	001	
00111111	\$3F	000	

DATA D3 = 0: Balance switch setting DATA D3 = 1: Gain switch setting

Note) 0 means OFF and 1 means ON for TOG SW and BAL SW. These are not equal to the setting values of each bit for serial data.

Notes on Operation

1. FSET pin

The FSET pin determines the fc for the focus and tracking high-frequency phase compensation.

2. ISET pin

ISET current = 1.27V/R

= Focus search current

= Tracking jump current

= Sled kick current (\$1X: PS1 = PS0 = 0)× $\frac{1}{2}$

Use the setting resistance within the range of 120Ω to $240k\Omega$. As for sled kick current, ± 2 or less is used for the relative value.

3. FE/TE gain changing method

1) High gain: Resistance between FE Pins (Pin 6 and 7) 100 → Large

Resistance between TE Pins (Pin 12 and 13) 100 € → Large

2) Low gain: A signal, whose resistance is divided between Pins 1 and 2, is input to FE. The internal gain

adjustment circuit is used for TE.


4. Input voltage at Pins 19 to 22 of the microcomputer interface:

Apply

VIH Vcc \times 90% or more VIL Vcc \times 10% or less

5. Focus OK circuit

- 1) Refer to the "Description of Operation" for the time constant setting of the focus OK amplifier LPF and the mirror amplifier HPF.
- 2) The equivalent circuit of the focus OK output pin (FOK) is as shown below.



The FOK and comparator output are as follows:

Output voltage High: V+окн≈ nearly Vcc

Output voltage Low: VFokL≈ Vsat (NPN)

6. Sled amplifier

The sled amplifier may oscillate when used by the buffer amplifier. Use with a gain of approximately 20dB.

Focus/Tracking internal phase compensation and reference design material


	Item	SD	Measurement pin	Conditions	Тур.	Unit
FCS	1.2kHz gain	08	6	C _{FLB} = 0.1µF	21.5	dB
F.	1.2kHz phase	08		CFGD = 0.1µF	63	deg
	1.2kHz gain	25			13	dB
ξ	1.2kHz phase	25	13	C=0.1E	-125	deg
똕	2.7kHz gain	25→13	13	Стви = 0.1µF	26.5	dB
	2.7kHz phase	25→13			-130	deg

Package Outline

Unit: mm

CXA1782BQ

48PIN QFP (PLASTIC)




PACKAGE STRUCTURE

		PACKAGE MATERIAL	EPOXY RESIN
SONY CODE	QFP-48P-L04	LEAD TREATMENT	SOLDER / PALLADIUM PLATING
EIAJ CODE	+QFP048-P-1212-B	LEAD MATERIAL	COPPER / 42 ALLOY
JEDEC CODE		PACKAGE WEIGHT	0.7g

CXA1782BR

48PIN LQFP (PLASTIC)



SONY CODE	LOFP-48P-L01
EIAJ CODE	*QFP048-P-0707-A
JEDEC CODE	

710.12
EPOXY / PHENOL RESIN
SOLDER PLATING
42 ALLOY
0.2g