


OR2 is a 2-input OR gate with 1x drive strength.

**Truth Table**

A	B	Q
L	L	L
L	H	H
H	L	H
H	H	H



**Capacitance**

	Ci (pF)
A	0.037
B	0.036

**Area**

0.54 mils<sup>2</sup>

**Power**

2.09 μW/MHz

Delay [ns] = tpd.. = f(SL, L)      with SL = Input Slope [ns] ; L = Output Load [pF]  
 Output Slope [ns] = op\_sl.. = f(L)      with L = Output Load [pF]

AC Characteristics : Tj = 25°C    VDD = 3.3V    Typical Process

**AC Characteristics**

Characteristics	Symbol	SL = 0.1			SL = 2.0		
		L = 0.1	L = 0.7	L = 1.0	L = 0.1	L = 0.7	L = 1.0
Delay A to Q	tpdar	0.46	1.81	2.53	0.64	1.96	2.66
	tpdaf	0.45	1.57	2.06	0.67	1.75	2.31
Delay B to Q	tpdbr	0.50	1.85	2.59	0.72	2.04	2.75
	tpdbf	0.48	1.56	2.12	0.61	1.70	2.25
Output Slope A to Q	op_slar	0.88	5.31	7.43	0.85	5.21	7.47
	op_slaf	0.66	3.53	4.91	0.67	3.43	5.01
Output Slope B to Q	op_slbr	0.91	5.30	7.40	0.86	5.22	7.47
	op_slbf	0.63	3.51	5.08	0.67	3.50	5.06