

MC68HC05C8A
MC68HCL05C8A
MC68HSC05C8A

Data Sheet

M68HC05
Microcontrollers

MC68HC05C8A
Rev. 5.1
08/2005

freescale.com



MC68HC05C8A

MC68HCL05C8A

MC68HSC05C8A

Technical Data

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

<http://freescale.com>

The following revision history table summarizes changes contained in this document. For your convenience, the page number designators have been linked to the appropriate location.

Revision History

Date	Revision Level	Description	Page Number(s)
April, 2002	5.0	Corrected World Wide Web address and qualification status	N/A
August, 2005	5.1	Updated to meet Freescale identity guidelines.	Throughout

Revision History

List of Chapters

Chapter 1 General Description	13
Chapter 2 Memory	21
Chapter 3 Central Processor Unit (CPU)	27
Chapter 4 Interrupts	29
Chapter 5 Resets	33
Chapter 6 Low-Power Modes	35
Chapter 7 Input/Output (I/O) Ports	37
Chapter 8 Timer	41
Chapter 9 Serial Communications Interface (SCI)	47
Chapter 10 Serial Peripheral Interface (SPI)	59
Chapter 11 Operating Modes	67
Chapter 12 Instruction Set	71
Chapter 13 Electrical Specifications	85
Chapter 14 Mechanical Specifications	99
Chapter 15 Ordering Information	103
Appendix A MC68HCL05C8A	105
Appendix B MC68HSC05C8A	107
Appendix C M68HC05Cx Family Feature Comparisons	113

Table of Contents

Chapter 1 General Description

1.1	Introduction	13
1.2	Features	13
1.3	Mask Options	15
1.4	Functional Pin Description	15
1.4.1	V_{DD} and V_{SS}	19
1.4.2	IRQ	19
1.4.3	OSC1 and OSC2	19
1.4.4	RESET	19
1.4.5	TCAP	19
1.4.6	TCMP	19
1.4.7	Port A (PA0–PA7)	19
1.4.8	Port B (PB0–PB7)	19
1.4.9	Port C (PC0–PC7)	19
1.4.10	Port D (PD0–PD5 and PD7)	20

Chapter 2 Memory

2.1	Introduction	21
2.2	Read-Only Memory (ROM)	21
2.3	ROM Security Feature	21
2.4	Random-Access Memory (RAM)	21

Chapter 3 Central Processor Unit (CPU)

3.1	Introduction	27
3.2	CPU Registers	27
3.2.1	Accumulator	28
3.2.2	Index Register	28
3.2.3	Program Counter	28
3.2.4	Stack Pointer	28
3.2.5	Condition Code Register	28

Chapter 4 Interrupts

4.1	Introduction	29
4.2	Hardware Controlled Interrupt Sequence	29
4.3	Software Interrupt (SWI)	30
4.4	External Interrupt (IRQ)	30

Table of Contents

4.5	Timer Interrupt	32
4.6	Serial Communications Interrupt (SCI)	32
4.7	Serial Peripheral Interrupt (SPI)	32

Chapter 5 Resets

5.1	Introduction	33
5.2	Power-On Reset (POR)	33
5.3	$\overline{\text{RESET}}$ Pin	33
5.4	Computer Operating Properly (COP) Reset	33
5.4.1	Resetting the COP	33
5.4.2	COP During Wait Mode	33
5.4.3	COP During Stop Mode	34
5.4.4	COP During Self-Check Mode	34

Chapter 6 Low-Power Modes

6.1	Introduction	35
6.2	Stop Mode	36
6.3	Stop Recovery	36
6.4	Wait Mode	36

Chapter 7 Input/Output (I/O) Ports

7.1	Introduction	37
7.2	Port A	37
7.3	Port B	37
7.4	Port C	38
7.5	Port D	38
7.6	Input/Output Programming	38

Chapter 8 Timer

8.1	Introduction	41
8.2	Counter	41
8.3	Output Compare Register	43
8.4	Input Capture Register	44
8.5	Timer Control Register	45
8.6	Timer Status Register	46
8.7	Timer During Wait Mode	46
8.8	Timer During Stop Mode	46

Chapter 9 Serial Communications Interface (SCI)

9.1	Introduction	47
9.2	Features	47
9.3	SCI Data Format	47
9.4	SCI Operation	48
9.4.1	Transmitter	48
9.4.1.1	Character Length	48
9.4.1.2	Character Transmission	48
9.4.1.3	Break Characters	48
9.4.1.4	Idle Characters	48
9.4.1.5	Transmitter Interrupts	50
9.4.2	Receiver	50
9.4.2.1	Character Length	50
9.4.2.2	Character Reception	50
9.4.2.3	Receiver Wakeup	50
9.4.2.4	Receiver Noise Immunity	52
9.4.2.5	Framing Errors	52
9.4.2.6	Receiver Interrupts	52
9.5	SCI Input/Output (I/O) Registers	52
9.5.1	SCI Data Register	52
9.5.2	SCI Control Register 1	53
9.5.3	SCI Control Register 2	54
9.5.4	SCI Status Register	55
9.5.5	Baud Rate Register	57

Chapter 10 Serial Peripheral Interface (SPI)

10.1	Introduction	59
10.2	Features	59
10.3	SPI Signal Description	59
10.3.1	Master In Slave Out (MISO)	59
10.3.2	Master Out Slave In (MOSI)	59
10.3.3	Serial Clock (SCK)	60
10.3.4	Slave Select (SS)	60
10.4	Functional Description	61
10.5	SPI Registers	62
10.5.1	Serial Peripheral Control Register	63
10.5.2	Serial Peripheral Status Register	64
10.5.3	Serial Peripheral Data I/O Register	65

Chapter 11 Operating Modes

11.1	Introduction	67
11.2	User Mode	67
11.3	Self-Check Mode	68
11.3.1	Self-Check Tests	68
11.3.2	Self-Check Results	70

Chapter 12 Instruction Set

12.1	Introduction	71
12.2	Addressing Modes	71
12.2.1	Inherent	71
12.2.2	Immediate	71
12.2.3	Direct	71
12.2.4	Extended	72
12.2.5	Indexed, No Offset	72
12.2.6	Indexed, 8-Bit Offset	72
12.2.7	Indexed, 16-Bit Offset	72
12.2.8	Relative	72
12.3	Instruction Types	73
12.3.1	Register/Memory Instructions	73
12.3.2	Read-Modify-Write Instructions	74
12.3.3	Jump/Branch Instructions	75
12.3.4	Bit Manipulation Instructions	76
12.3.5	Control Instructions	76
12.4	Instruction Set Summary	77
12.5	Opcode Map	82

Chapter 13 Electrical Specifications

13.1	Introduction	85
13.2	Maximum Ratings	85
13.3	Operating Temperature Range	85
13.4	Thermal Characteristics	86
13.5	Power Considerations	86
13.6	5.0-V DC Electrical Characteristics	87
13.7	3.3-V DC Electrical Characteristics	88
13.8	5.0-V Control Timing	90
13.9	3.3-V Control Timing	91
13.10	5.0-V Serial Peripheral Interface Timing	94
13.11	3.3-V Serial Peripheral Interface Timing	95

Chapter 14 Mechanical Specifications

14.1	Introduction	99
14.2	40-Pin Plastic Dual In-Line (DIP) Package (Case 711-03)	99
14.3	42-Pin Plastic Shrink Dual In-Line (SDIP) Package (Case 858-01)	100
14.4	44-Lead Plastic Leaded Chip Carrier (PLCC) (Case 777-02)	101
14.5	44-Lead Quad Flat Pack (QFP) (Case 824A-01)	102

Chapter 15 Ordering Information

15.1	Introduction	103
15.2	MCU Ordering Forms	103
15.3	Application Program Media	103
15.4	ROM Program Verification	104
15.5	ROM Verification Units (RVUs)	104

Appendix A MC68HCL05C8A

A.1	Introduction	105
A.2	Low-Power Operating Temperature Range	105
A.3	2.5-V to 3.6-V DC Electrical Characteristics	105
A.4	1.8-V to 2.4-V DC Electrical Characteristics	106
A.5	Low-Power Supply Current	106

Appendix B MC68HSC05C8A

B.1	Introduction	107
B.2	High-Speed Operating Temperature Range	107
B.3	DC Electrical Characteristics	108
B.4	4.5-V to 5.5-V Control Timing	109
B.5	2.4-V to 3.6-V Control Timing	110
B.6	4.5-V to 5.5-V High-Speed SPI Timing	111
B.7	2.4-V to 3.6-V High-Speed SPI Timing	112

Appendix C M68HC05Cx Family Feature Comparisons

Chapter 1

General Description


1.1 Introduction

The MC68HC05C8A is an enhanced version of the MC68HC05C8. It includes keyboard scanning logic, a high current pin, a computer operating properly (COP) watchdog timer, and read-only memory (ROM) security feature.

1.2 Features

- M68HC05 core
- Single 3.0- to 5.5-volt supply
- Available packages:
 - 40-pin dual in-line (DIP)
 - 42-pin plastic shrink dual in-line (SDIP)
 - 44-lead plastic leaded chip carrier (PLCC)
 - 44-lead quad flat pack (QFP)
- On-chip oscillator for crystal/ceramic resonator
- Fully static operation
- 7744 bytes of user ROM
- ROM security feature
- 176 bytes of on-chip random-access memory (RAM)
- Asynchronous serial communications interface (SCI) system
- Synchronous serial peripheral interface (SPI) system
- 16-bit capture/compare timer system
- Computer operating properly (COP) watchdog timer
- 24 bidirectional input/output (I/O) lines
- Seven input-only lines
- User mode
- Self-check mode
- Power-saving stop and wait modes
- High current sink and source on one port pin (PC7)
- Mask selectable external interrupt sensitivity
- Mask-programmable keyscan logic

General Description



* Port B pins also function as external interrupts.
 = PC7 has a high current sink and source capability.

Figure 1-1. Block Diagram

1.3 Mask Options

Eight mask options are available to select the pullup/interrupts on port B on a pin-by-pin basis.

There are also four mask options for:

1. \overline{IRQ} (edge-sensitive only or edge- and level-sensitive)
2. CLOCK (crystal or RC)
3. COP (enable or disable)
4. STOP (enable or disable).


1.4 Functional Pin Description

The MC68HC05C8A is available in a 40-pin DIP (see [Figure 1-2](#)), 42-pin SDIP (see [Figure 1-3](#)), 44-pin PLCC (see [Figure 1-4](#)), and 44-pin QFP (see [Figure 1-5](#)). The following paragraphs describe the general function of each pin.

NOTE


A line over a signal name indicates an active low signal. For example, RESET is active high and \overline{RESET} is active low. Any reference to voltage, current, resistance, capacitance, time, or frequency specified in the following paragraphs will refer to the nominal values. The exact values and their tolerance or limits are specified in [Chapter 13 Electrical Specifications](#).

General Description




* If MC68HC705C8A OTPs are to be used in the same application, this pin should be tied to V_{DD}.

Figure 1-2. 40-Pin Dual In-Line Package




* If MC68HC705C8A OTPs are to be used in the same application, this pin should be tied to V_{DD}.

Figure 1-3. 42-Pin Plastic Shrink Dual In-Line Package



* If MC68HC705C8A OTPs are to be used in the same application, this pin should be tied to V_{DD} .

Figure 1-4. 44-Lead Plastic Leaded Chip Carrier



* If MC68HC705C8A OTPs are to be used in the same application, this pin should be tied to V_{DD} .

Figure 1-5. 44-Lead Quad Flat Pack

1.4.1 V_{DD} and V_{SS}

Power is supplied to the microcontroller using these two pins. V_{DD} is the positive supply and V_{SS} is ground.

1.4.2 \overline{IRQ}

This pin has a mask selectable option that provides two different choices of interrupt triggering sensitivity. The \overline{IRQ} pin contains an internal Schmitt trigger as part of its input to improve noise immunity. Refer to [Chapter 4 Interrupts](#) for more detail.

1.4.3 OSC1 and OSC2

These pins provide control input for an on-chip clock oscillator circuit. A crystal, a ceramic resonator, a resistor/capacitor combination, or an external signal connects to these pins providing a system clock. The internal bus rate is one-half the external oscillator frequency.

1.4.4 \overline{RESET}

This active low pin is used to reset the MCU to a known startup state by pulling \overline{RESET} low. The \overline{RESET} pin contains an internal Schmitt trigger as part of its input to improve noise immunity.

1.4.5 TCAP

This pin controls the input capture feature for the on-chip programmable timer. The TCAP pin contains an internal Schmitt trigger as part of its input to improve noise immunity.

1.4.6 TCMP

The TCMP pin provides an output for the output compare feature of the on-chip timer subsystem.

1.4.7 Port A (PA0–PA7)

These eight input/output (I/O) lines comprise port A. The state of any pin is software programmable and all port A lines are configured as input during power-on or reset. For detailed information on I/O programming, see [7.6 Input/Output Programming](#).

1.4.8 Port B (PB0–PB7)

These eight I/O lines comprise port B. The state of any pin is software programmable, and all port B lines are configured as input during power-on or reset. Port B has mask option enabled pullup devices and interrupt capability by pin. The interrupts and pullups are enabled together. For a detailed description on I/O programming, refer to [7.6 Input/Output Programming](#).

1.4.9 Port C (PC0–PC7)

These eight I/O lines comprise port C. The state of any pin is software programmable and all port C lines are configured as input during power-on or reset. PC7 has high current sink and source capability. For a detailed description on I/O programming, refer to [7.6 Input/Output Programming](#).

General Description

1.4.10 Port D (PD0–PD5 and PD7)

These seven port lines comprise port D. PD7 and PD5–PD0 are input only. PD0 and PD1 are shared with the SCI subsystem and PD2–PD5 are shared with the SPI subsystem. For a detailed description on I/O programming, refer to [7.6 Input/Output Programming](#).

Chapter 2

Memory

2.1 Introduction

The MC68HC05C8A has an 8-Kbyte memory map, consisting of user read-only memory (ROM), user random-access memory (RAM), self-check ROM, and input/output (I/O) registers. See [Figure 2-1](#) and [Figure 2-2](#).

2.2 Read-Only Memory (ROM)

The user ROM consists of 48 bytes of page zero ROM from \$0020 to \$004F, 7680 bytes of user ROM from \$0100 to \$1EFF, and 16 bytes of user vectors from \$1FF0 to \$1FFF. The self-check ROM and vectors are located from \$1F00 to \$1FEF. See [Figure 2-1](#).

Twelve of the user vectors, \$1FF4–\$1FFF, are dedicated to user-defined reset and interrupt vectors. The remaining four bytes from \$1FF0–\$1FF3 are not used.

2.3 ROM Security Feature

A security⁽¹⁾ feature has been incorporated into the MC68HC05C8A to help prevent externally reading of code in the ROM. This feature aids in keeping customer developed software proprietary.

2.4 Random-Access Memory (RAM)

The user RAM consists of 176 bytes and is used both for general-purpose RAM and stack area. The stack begins at address \$00FF. The stack pointer can access 64 bytes of RAM in the range \$00FF to \$00C0. See [Figure 2-1](#).

NOTE

Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

1. No security feature is absolutely secure. However, Freescale's strategy is to make reading or copying the ROM difficult for unauthorized users.

Memory




Figure 2-1. Memory Map

Addr.	Register Name	Bit 7	6	5	4	3	2	1	Bit 0	
\$0000	Port A Data Register (PORTA) See page 37.	Read:	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
		Write:								
		Reset:	Unaffected by reset							
\$0001	Port B Data Register (PORTB) See page 37.	Read:	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
		Write:								
		Reset:	Unaffected by reset							
\$0002	Port C Data Register (PORTC) See page 38.	Read:	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
		Write:								
		Reset:	Unaffected by reset							
\$0003	Port D Data Register (PORTD) See page 38.	Read:	PD7		PD5	PD4	PD3	PD2	PD1	PD0
		Write:								
		Reset:	Unaffected by reset							
\$0004	Port A Data Direction Register (DDRA) See page 37.	Read:	DDRA7	DDRA6	DDRA5	DDRA4	DDRA3	DDRA2	DDRA1	DDRA0
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$0005	Port B Data Direction Register (DDRB) See page 37.	Read:	DDRB7	DDRB6	DDRB5	DDRB4	DDRB3	DDRB2	DDRB1	DDRB0
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$0006	Port C Data Direction Register (DDRC) See page 38.	Read:	DDRC7	DDRC6	DDRC5	DDRC4	DDRC3	DDRC2	DDRC1	DDRC0
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$0007 ↓ \$0009	Unimplemented									
\$000A	SPI Control Register (SPCR) See page 63.	Read:	SPIE	SPE		MSTR	CPOL	CPHA	SPR1	SPR0
		Write:								
		Reset:	0	0	0	0	0	0	U	U
\$000B	SPI Status Register (SPSR) See page 64.	Read:	SPIF	WCOL	0	MODF	0	0	0	0
		Write:								
		Reset:	0	0	0	0	0	0	U	U
\$000C	SPI Data Register (SPDR) See page 65.	Read:	SPD7	SPD6	SPD5	SPD4	SPD31	SPD2	SPD1	SPD0
		Write:								
		Reset:	Unaffected by reset							
\$000D	SCI Baud Rate Register BAUD See page 57.	Read:	0	0	SCP1	SCP0	0	SCR2	SCR1	SCR0
		Write:								
		Reset:	0	0	0	0	0	U	U	U

= Unimplemented
 R = Reserved
 U = Unaffected

Figure 2-2. Input/Output Registers (Sheet 1 of 3)

Memory

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
\$000E	SCI Control Register 1 (SCCR1) See page 53.	Read:	R8	T8	0	M	WAKE	0	0	0
		Write:								
		Reset:	Unaffected by reset							
\$000F	SCI Control Register 2 (SCCR2) See page 54.	Read:	TIE	TCIE	RIE	ILIE	TE	RE	RMW	SBK
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$0010	SCI Status Register (SCSR) See page 55.	Read:	TDRE	TC	RDRF	IDLE	OR	NF	FE	0
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$0011	SCI Data Register (SCDAT) See page 52.	Read:	SCD7	SDC5	SCD5	SCD4	SCD3	SCD2	SCD1	SCD0
		Write:								
		Reset:	Unaffected by reset							
\$0012	Timer Control Register (TCR) See page 45.	Read:	ICIE	OCIE	TOIE	0	0	0	IEDGE	OLVL
		Write:								
		Reset:	0	0	0	0	0	0	U	0
\$0013	Timer Status Register (TSR) See page 46.	Read:	ICF	OCF	TOF	0	0	0	0	0
		Write:								
		Reset:	U	U	U	0	0	0	0	0
\$0014	Input Capture Register High (ICR) See page 44.	Read:	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
		Write:								
		Reset:	Unaffected by reset							
\$0015	Input Capture Register Low (ICR) See page 44.	Read:	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Write:								
		Reset:	Unaffected by reset							
\$0016	Output Compare Register High (OCR) See page 43.	Read:	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
		Write:								
		Reset:	Unaffected by reset							
\$0017	Output Compare Register Low (OCR) See page 43.	Read:	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Write:								
		Reset:	Unaffected by reset							
\$0018	Timer Counter Register High (TCNT) See page 41.	Read:	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
		Write:								
		Reset:	1	1	1	1	1	1	1	1
\$0019	Timer Counter Register Low (TCNT) See page 41.	Read:	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Write:								
		Reset:	1	1	1	1	1	1	1	1

= Unimplemented
R = Reserved
U = Unaffected

Figure 2-2. Input/Output Registers (Sheet 2 of 3)

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
\$001A	Alternate Counter Register High (ALTCNT) See page 41.	Read:	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
		Write:								
		Reset:	1	1	1	1	1	1	1	1
\$001B	Alternate Counter Register Low (ALTCNT) See page 41.	Read:	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Write:								
		Reset:	1	1	1	1	1	1	1	1
\$001C ↓ \$001F	Unimplemented									
\$001F	Reserved		R	R	R	R	R	R	R	R
\$1FF0	COP Reset Register See page 33.	Read:	User ROM data							
		Write:								COPC
		Reset:	0	0	0	0	0	0	0	0

= Unimplemented
 R = Reserved
 U = Unaffected

Figure 2-2. Input/Output Registers (Sheet 3 of 3)

Chapter 3

Central Processor Unit (CPU)

3.1 Introduction

This section describes the central processor unit (CPU) registers.

3.2 CPU Registers

The five CPU registers are shown in [Figure 3-1](#) and the interrupt stacking order in [Figure 3-2](#).





Figure 3-1. Programming Model



NOTE: Since the stack pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

Figure 3-2. Stacking Order

3.2.1 Accumulator

The accumulator (A) shown in [Figure 3-1](#) is a general-purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

3.2.2 Index Register

The index register (X) is an 8-bit register used by the indexed addressing value to create an effective address. The index register also may be used as a temporary storage area.

3.2.3 Program Counter

The program counter (PC) is a 13-bit register that contains the address of the next byte to be fetched.

3.2.4 Stack Pointer

The stack pointer (SP) contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$00FF. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

When accessing memory, the seven most significant bits (MSB) are permanently set to 0000011. These eight bits are appended to the six least significant register bits (LSB) to produce an address within the range of \$00FF to \$00C0. Subroutines and interrupts may use up to 64 (decimal) locations. If 64 locations are exceeded, the stack pointer wraps around and loses the previously stored information. A subroutine call occupies two locations on the stack; an interrupt uses five locations.

3.2.5 Condition Code Register

The condition code register (CCR) is a 5-bit register in which four bits are used to indicate the results of the instruction just executed, and the fifth bit indicates whether interrupts are masked. These bits can be tested individually by a program, and specific actions can be taken as a result of their state. Each bit is explained here.

H — Half Carry

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

I — Interrupt

When this bit is set, the timer and external interrupt are masked (disabled). If an interrupt occurs while this bit is set, the interrupt is latched and processed as soon as the interrupt bit is cleared.

N — Negative

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative.

Z — Zero

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was 0.

C — Carry/Borrow

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit also is affected during bit test and branch instructions and during shifts and rotates.

Chapter 4

Interrupts

4.1 Introduction

The microcontroller unit (MCU) can be interrupted five different ways:

- Four maskable hardware interrupts, IRQ (interrupt request), SPI (serial peripheral interface), SCI (serial communications interface), and timer
- Non-maskable software interrupt instruction (SWI)

Port B interrupts, if enabled, are combined with the IRQ to form a single interrupt source.

Interrupts cause the processor to save register contents on the stack and to set the interrupt mask (I bit) to prevent additional interrupts. The RTI (return to interrupt) instruction causes the register contents to be recovered from the stack and normal processing to resume.

Unlike reset, hardware interrupts do not cause the current instruction execution to be halted, but they are considered pending until the current instruction is complete.

NOTE

The current instruction is the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardware interrupts. If interrupts are not masked (CCR I bit clear) and if the corresponding interrupt enable bit is set, the processor proceeds with interrupt processing; otherwise, the next instruction is fetched and executed.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction, regardless of the I-bit state.

Vector addresses for all interrupts, including reset, are listed in [Table 4-1](#).

4.2 Hardware Controlled Interrupt Sequence

Three functions (RESET, STOP, and WAIT) are not in the strictest sense interrupts; however, they are acted upon in a similar manner. Flowcharts for hardware interrupts are shown in [Figure 4-1](#).

1. RESET — A low input on the $\overline{\text{RESET}}$ input pin causes the program to vector to its starting address, which is specified by the contents of memory locations \$1FFE and \$1FFF. The I bit in the condition code register is also set. Much of the MCU is configured to a known state during this type of reset, as previously described in [Chapter 5 Resets](#).
2. STOP — The STOP instruction causes the oscillator to be turned off and the processor to “sleep” until an external interrupt (IRQ) or reset occurs.
3. WAIT — The WAIT instruction causes all processor clocks to stop, but leaves the timer clock running. This “rest” state of the processor can be cleared by reset, an external interrupt ($\overline{\text{IRQ}}$), serial peripheral interface, serial communications interface, or timer interrupt. These individual interrupts have no special wait vectors.

Table 4-1. Vector Addresses for Interrupts and Reset

Register	Flag Name	Interrupts	CPU Interrupt	Vector Address
N/A	N/A	Reset	RESET	\$1FFE–\$1FFF
N/A	N/A	Software	SWI	\$1FFC–\$1FFD
N/A	N/A	External interrupt	IRQ	\$1FFA–\$1FFB
TSR	ICF	Timer input capture	TIMER	\$1FF8–\$1FF9
TSR	OCF	Timer output compare	TIMER	\$1FF8–\$1FF9
TSR	TOF	Timer overflow	TIMER	\$1FF8–\$1FF9
SCSR	TDRE	Transmit buffer empty	SCI	\$1FF6–\$1FF7
SCSR	TC	Transmit complete	SCI	\$1FF6–\$1FF7
SCSR	RDRF	Receiver buffer full	SCI	\$1FF6–\$1FF7
SCSR	IDLE	Idle line detect	SCI	\$1FF6–\$1FF7
SCSR	OR	Overrun	SCI	\$1FF6–\$1FF7
SPSR	SPIF	Transfer complete	SPI	\$1FF4–\$1FF5
SPSR	MODF	Mode fault	SPI	\$1FF4–\$1FF5

4.3 Software Interrupt (SWI)

The software interrupt (SWI) is an executable instruction and a non-maskable interrupt. It is executed regardless of the state of the I bit in the CCR. If the I bit is 0 (interrupts enabled), SWI executes after interrupts which were pending when the SWI was fetched but before interrupts generated after the SWI was fetched. The interrupt service routine address is specified by the contents of memory locations \$1FFC and \$1FFD.

4.4 External Interrupt (IRQ)

If the interrupt mask bit (I bit) of the CCR is set, all maskable interrupts (internal and external) are disabled. Clearing the I bit enables interrupts. The interrupt request is latched immediately following the falling edge of \overline{IRQ} . It is then synchronized internally and serviced as specified by the contents of \$1FFA and \$1FFB.

When any of the port B pullups are enabled, that pin becomes an additional external interrupt source which is coupled to the \overline{IRQ} pin logic. It follows the same edge/edge-level selection that the \overline{IRQ} pin has. See [Figure 7-1. Port B Pullup Option](#).

Either a level-sensitive and edge-sensitive trigger, or an edge-sensitive-only trigger operation is selectable by mask option.

NOTE

The internal interrupt latch is cleared in the first part of the interrupt service routine; therefore, one external interrupt pulse could be latched and serviced as soon as the I bit is cleared.




Figure 4-1. Interrupt Flowchart

4.5 Timer Interrupt

Three different timer interrupt flags cause a timer interrupt whenever they are set and enabled. The interrupt flags are in the timer status register (TSR), and the enable bits are in the timer control register (TCR). Any of these interrupts will vector to the same interrupt service routine, located at the address specified by the contents of memory locations \$1FF8 and \$1FF9.

4.6 Serial Communications Interrupt (SCI)

Five different SCI interrupt flags cause an SCI interrupt whenever they are set and enabled. The interrupt flags are in the SCI status register (SCSR), and the enable bits are in the SCI control register 2 (SCCR2). Any of these interrupts will vector to the same interrupt service routine, located at the address specified by the contents of memory locations \$1FF6 and \$1FF7.

4.7 Serial Peripheral Interrupt (SPI)

Two different SPI interrupt flags cause an SPI interrupt whenever they are set and enabled. The interrupt flags are in the SPI status register (SPSR), and the enable bits are in the SPI control register (SPCR). Either of these interrupts will vector to the same interrupt service routine, located at the address specified by the contents of memory locations \$1FF4 and \$1FF5.

Chapter 5

Resets

5.1 Introduction

The microcontroller unit (MCU) can be reset three ways:

1. Initial power-on reset function
2. Active low input to the $\overline{\text{RESET}}$ pin
3. Computer operating properly (COP) reset

5.2 Power-On Reset (POR)

An internal reset is generated on power-up to allow the internal clock generator to stabilize. The power-on reset is strictly for power turn-on conditions and should not be used to detect a drop in the power supply voltage. There is a 4064 internal processor clock cycle (t_{CYC}) oscillator stabilization delay after the oscillator becomes active. If the $\overline{\text{RESET}}$ pin is low after the end of this 4064-cycle delay, the MCU will remain in the reset condition until $\overline{\text{RESET}}$ goes high.

For additional information, refer to [Figure 13-8. Power-On Reset Timing Diagram](#).

5.3 $\overline{\text{RESET}}$ Pin

The MCU is reset when a logic 0 is applied to the $\overline{\text{RESET}}$ input for a period of one and one-half machine cycles (t_{RL}).

5.4 Computer Operating Properly (COP) Reset

This device includes a watchdog COP feature as a mask option. The COP is implemented with an 18-bit ripple counter. This provides a timeout period of 64 milliseconds at a bus rate of 2 MHz. If the COP should time out, a system reset will occur and the device will be re-initialized in the same fashion as a power-on reset (POR) or external reset.

5.4.1 Resetting the COP

Preventing a COP reset is done by writing a logic 0 to the COPC bit. This action will reset the counter and begin the timeout period again. The COPC bit is bit 0 of address \$1FF0. A read of address \$1FF0 will result in the user defined ROM data at that location.

5.4.2 COP During Wait Mode

The COP will continue to operate normally during wait mode. The software should pull the device out of wait mode periodically and reset the COP by writing to the COPC bit to prevent a COP reset.

5.4.3 COP During Stop Mode

Stop mode disables the oscillator circuit and thereby turns the clock off for the entire device. The COP counter will be reset when stop mode is entered. If a reset is used to exit stop mode, the COP counter will be reset after the 4064 cycles of delay after stop mode. If an interrupt is used to exit stop mode, the COP counter will not be reset after the 4064-cycle delay and will have that many cycles already counted when control is returned to the program.

5.4.4 COP During Self-Check Mode

The COP is disabled by hardware during self-check mode.

Chapter 6

Low-Power Modes

6.1 Introduction

This section describes the two low-power modes — stop and wait. Figure 6-1 shows the sequence of events caused by the STOP and WAIT instructions.




Figure 6-1. Stop/Wait Mode Flowchart

6.2 Stop Mode

The STOP instruction places the microcontroller unit (MCU) in its lowest-power consumption mode. In stop mode, the internal oscillator is turned off, halting all internal processing, including timer operation.

During stop mode, the TCR bits are altered to remove any pending timer interrupt request and to disable any further timer interrupts. The timer prescaler is cleared. The I bit in the condition code register is cleared to enable external interrupts. All other registers and memory remain unaltered. All input/output lines remain unchanged. The processor can be brought out of stop mode only by an external interrupt or reset.

6.3 Stop Recovery

The processor can be brought out of stop mode only by an external interrupt or reset. See [Figure 6-2](#).

6.4 Wait Mode

The WAIT instruction places the MCU in a low-power consumption mode, but the wait mode consumes more power than the stop mode. All CPU action is suspended, but the timer, serial communications interface (SCI), serial peripheral interface (SPI), and the oscillator remain active. Any interrupt or reset will cause the MCU to exit wait mode.

During wait mode, the I bit in the CCR is cleared to enable interrupts. All other registers, memory, and input/output lines remain in their previous state. The timer may be enabled to allow a periodic exit from wait mode.




Figure 6-2. Stop Recovery Timing Diagram

Chapter 7

Input/Output (I/O) Ports

7.1 Introduction

The MC68HC05C8A has three 8-bit input/output (I/O) ports. These 24 port pins are programmable as either inputs or outputs under software control of the data direction registers. Port D does not have a data direction register, and its seven pins are input only with the exception of certain serial communications (SCI)/serial peripheral interface (SPI) functions.

NOTE

To avoid a glitch on the output pins, write data to the I/O port data register before writing a 1 to the corresponding data direction register.

7.2 Port A

Port A is an 8-bit bidirectional port which does not share any of its pins with other subsystems. The port A data register is at \$0000 and the data direction register (DDR) is at \$0004. Reset does not affect the data registers, but clears the data direction registers, thereby returning the ports to inputs. Writing a 1 to a DDR bit sets the corresponding port bit to output mode.

7.3 Port B

Port B is an 8-bit bidirectional port. The port B data register is at \$0001 and the data direction register (DDR) is at \$0005. Reset does not affect the data registers, but clears the data direction registers, thereby returning the ports to inputs. Writing a 1 to a DDR bit sets the corresponding port pin to output mode. Each of the port B pins has a mask programmable interrupt capability. This interrupt option also enables a pullup device when the pin is configured as an input (see Figure 7-1). The edge or edge and level sensitivity of the $\overline{\text{IRQ}}$ pin also will pertain to the enabled port B pins via mask options. Be careful when using port B pins that have the pullup enabled. Before switching from an output to an input, the data should be preconditioned to a 1 to prevent an interrupt from occurring.




Figure 7-1. Port B Pullup Option

7.4 Port C

Port C is an 8-bit bidirectional port. The port C data register is at \$0002 and the data direction register (DDR) is at \$0006. Reset does not affect the data registers, but clears the data direction registers, thereby returning the ports to inputs. Writing a 1 to a DDR bit sets the corresponding port bit to output mode. PC7 has a high current sink and source capability.

7.5 Port D

Port D is a 7-bit fixed input port. Four of its pins are shared with the SPI subsystem, two more are shared with the SCI subsystem. Reset does not affect the data registers. During reset, all seven bits become valid input ports because all special function output drivers associated with the SCI, timer, and SPI subsystems are disabled.

7.6 Input/Output Programming


I/O port pins may be programmed as inputs or outputs under software control. The direction of the pins is determined by the state of the corresponding bit in the port data direction register (DDR). Each I/O port has an associated DDR. Any I/O port pin is configured as an output if its corresponding DDR bit is set to a logic 1. A pin is configured as an input if its corresponding DDR bit is cleared to a logic 0.

At power-on or reset, all DDRs are cleared, which configures all I/O pins as inputs. The data direction registers are capable of being written to or read by the processor. During the programmed output state, a read of the data register actually reads the value of the output data latch and not the I/O pin. For further information, refer to [Table 7-1](#) and [Figure 7-2](#).

Table 7-1. I/O Pin Functions

R/ \overline{W} ⁽¹⁾	DDR	I/O Pin Function
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

1. R/ \overline{W} is an internal signal.



[1] This output buffer enables the latched output to drive the pin when DDR bit is 1 (output mode).

[2] This input buffer is enabled when DDR bit is 0 (input mode).

[3] This input buffer is enabled when DDR bit is 1 (output mode).

Figure 7-2. I/O Circuitry

Chapter 8

Timer

8.1 Introduction

The timer consists of a 16-bit, software-programmable counter driven by a fixed divide-by-four prescaler. This timer can be used for many purposes, including input waveform measurements while simultaneously generating an output waveform. Pulse widths can vary from several microseconds to many seconds. Refer to [Figure 8-1](#) for a timer block diagram.

Because the timer has a 16-bit architecture, each specific functional segment (capability) is represented by two registers. These registers contain the high and low byte of that functional segment. Generally, accessing the low byte of a specific timer function allows full control of that function; however, an access of the high byte inhibits that specific timer function until the low byte is also accessed.

NOTE

The I bit in the condition code register should be set while manipulating both the high and low byte register of a specific timer function to ensure that an interrupt does not occur.

8.2 Counter

The key element in the programmable timer is a 16-bit, free-running counter or counter register, preceded by a prescaler that divides the internal processor clock by four. The prescaler gives the timer a resolution of 2.0 microseconds if the internal bus clock is 2.0 MHz. The counter is incremented during the low portion of the internal bus clock. Software can read the counter at any time without affecting its value.

The double-byte, free-running counter can be read from either of two locations, \$18, \$19 (counter register) or \$1A, \$1B (counter alternate register). A read from only the least significant byte (LSB) of the free-running counter (\$19, \$1B) receives the count value at the time of the read. If a read of the free-running counter or counter alternate register first addresses the most significant byte (MSB) (\$18, \$1A), the LSB (\$19, \$1B) is transferred to a buffer. This buffer value remains fixed after the first MSB read, even if the user reads the MSB several times. This buffer is accessed when reading the free-running counter or counter alternate register LSB (\$19 or \$1B) and, thus, completes a read sequence of the total counter value. In reading either the free-running counter or counter alternate register, if the MSB is read, the LSB must also be read to complete the sequence.

The counter alternate register differs from the counter register in one respect: A read of the counter register MSB can clear the timer overflow flag (TOF). Therefore, the counter alternate register can be read at any time without the possibility of missing timer overflow interrupts due to clearing of the TOF.




Figure 8-1. Timer Block Diagram

The free-running counter is configured to \$FFFC during reset and is always a read-only register. During a power-on reset, the counter is also preset to \$FFFC and begins running after the oscillator start-up delay. Because the free-running counter is 16 bits preceded by a fixed divide-by-four prescaler, the value in the free-running counter repeats every 262,144 internal bus clock cycles. When the counter rolls over from \$FFFF to \$0000, the TOF bit is set. An interrupt can also be enabled whenever counter rollover occurs by setting its interrupt enable bit (TOIE).

8.3 Output Compare Register

The 16-bit output compare register is made up of two 8-bit registers at locations \$16 (MSB) and \$17 (LSB). The output compare register is used for several purposes, such as indicating when a period of time has elapsed. All bits are readable and writable and are not altered by the timer hardware or reset. If the compare function is not needed, the two bytes of the output compare register can be used as storage locations.

The output compare register contents are compared with the contents of the free-running counter continually, and if a match is found, the corresponding output compare flag (OCF) bit is set and the corresponding output level (OLVL) bit is clocked to an output level register. The output compare register values and the output level bit should be changed after each successful comparison to establish a new elapsed timeout. An interrupt also can accompany a successful output compare, provided the corresponding interrupt enable bit (OCIE) is set.

After a processor write cycle to the output compare register containing the MSB (\$16), the output compare function is inhibited until the LSB (\$17) is written also. The user must write both bytes (locations) if the MSB is written first. A write made only to the LSB (\$17) will not inhibit the compare function. The free-running counter is updated every four internal bus clock cycles. The minimum time required to update the output compare register is a function of the program rather than the internal hardware.

The processor can write to either byte of the output compare register without affecting the other byte. The output level (OLVL) bit is clocked to the output level register regardless of whether the output compare flag (OCF) is set or clear. [Figure 8-2](#) shows the logic of the output compare function.




Figure 8-2. Output Compare Operation

8.4 Input Capture Register

Two 8-bit registers, which make up the 16-bit input capture register, are read-only and are used to latch the value of the free-running counter after the corresponding input capture edge detector senses a defined transition. The level transition which triggers the counter transfer is defined by the corresponding input edge bit (IEDG). Reset does not affect the contents of the input capture register except when exiting stop mode.

The result obtained by an input capture will be one more than the value of the free-running counter on the rising edge of the internal bus clock preceding the external transition. This delay is required for internal synchronization. Resolution is one count of the free-running counter, which is four internal bus clock cycles.

The free-running counter contents are transferred to the input capture register on each proper signal transition regardless of whether the input capture flag (ICF) is set or clear. The input capture register always contains the free-running counter value that corresponds to the most recent input capture.

After a read of the input capture register (\$14) MSB, the counter transfer is inhibited until the LSB (\$15) is also read. This characteristic causes the time used in the input capture software routine and its interaction with the main program to determine the minimum pulse period.

A read of the input capture register LSB (\$15) does not inhibit the free-running counter transfer, since they occur on opposite edges of the internal bus clock. [Figure 8-3](#) shows the logic of the input capture function.




Figure 8-3. Input Capture Operation

8.5 Timer Control Register

The timer control register (TCR) is a read/write register containing five control bits. Three bits control interrupts associated with the timer status register flags ICF, OCF, and TOF.

Address: \$0012

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	ICIE	OCIE	TOIE	0	0	0	IEDG	OLVL
Write:								
Reset:	0	0	0	0	0	0	U	0

U = Unaffected

Table 8-1. Timer Control Register (TCR)

ICIE — Input Capture Interrupt Enable Bit

- 1 = Interrupt enabled
- 0 = Interrupt disabled

OCIE — Output Compare Interrupt Enable Bit

- 1 = Interrupt enabled
- 0 = Interrupt disabled

TOIE — Timer Overflow Interrupt Enable Bit

- 1 = Interrupt enabled
- 0 = Interrupt disabled

IEDG — Input Edge Bit

Value of input edge determines which level transition on TCAP pin will trigger free-running counter transfer to the input capture register.

- 1 = Positive edge
- 0 = Negative edge

Reset does not affect the IEDG bit.

OLVL — Output Level Bit

Value of output level is clocked into output level register by the next successful output compare and will appear on the TCMP pin.

- 1 = High output
- 0 = Low output

Bits 2, 3, and 4 — Not used

Always read 0

8.6 Timer Status Register

The timer status register (TSR) is a read-only register containing three status flag bits.

Address: \$0013

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	ICF	OCF	TOF	0	0	0	0	0
Write:								
Reset:	U	U	U	0	0	0	0	0

= Unimplemented U = Unaffected

Figure 8-4. Timer Status Register (TSR)

ICF — Input Capture Flag

- 1 = Flag set when selected polarity edge is sensed by input capture edge detector
- 0 = Flag cleared when TSR and input capture low register (\$15) are accessed

OCF — Output Compare Flag

- 1 = Flag set when output compare register contents match the free-running counter contents
- 0 = Flag cleared when TSR and output compare low register (\$17) are accessed

TOF — Timer Overflow Flag

- 1 = Flag set when free-running counter transition from \$FFFF to \$0000 occurs
- 0 = Flag cleared when TSR and counter low register (\$19) are accessed

Bits 0–4 — Not used

Always read 0

Accessing the timer status register satisfies the first condition required to clear status bits. The remaining step is to access the register corresponding to the status bit.

A problem can occur when using the timer overflow function and reading the free-running counter at random times to measure an elapsed time. Without incorporating the proper precautions into software, the timer overflow flag could unintentionally be cleared if:

1. The timer status register is read or written when TOF is set.
2. The LSB of the free-running counter is read but not for the purpose of servicing the flag.

The counter alternate register at addresses \$1A and \$1B contains the same value as the free-running counter (at address \$18 and \$19); therefore, this alternate register can be read at any time without affecting the timer overflow flag in the timer status register.

8.7 Timer During Wait Mode

The central processor unit (CPU) clock halts during wait mode, the timer remains active. If interrupts are enabled, a timer interrupt will cause the processor to exit the wait mode.

8.8 Timer During Stop Mode

In stop mode, the timer stops counting and holds the last count value if stop is exited by an interrupt. If reset is used, the counter is forced to \$FFFC. During stop, if at least one valid input capture edge occurs at the TCAP pin, the input capture detect circuit is armed. This does not set any timer flags or wake up the microcontroller unit (MCU). But if the MCU exits stop due to an external interrupt, there is an active input capture flag and data from the first valid edge that occurred during the stop mode. If reset is used to exit stop mode, then no input capture flag or data remains, even if a valid input capture edge occurred.

Chapter 9

Serial Communications Interface (SCI)

9.1 Introduction

The serial communications interface (SCI) module allows high-speed asynchronous communication with peripheral devices and other microcontroller units (MCU).

9.2 Features

Features of the SCI module include:

- Standard mark/space non-return-to-zero format
- Full duplex operation
- 32 programmable baud rates
- Programmable 8-bit or 9-bit character length
- Separately enabled transmitter and receiver
- Two receiver wakeup methods:
 - Idle line wakeup
 - Address mark wakeup
- Interrupt-driven operation capability with five interrupt flags:
 - Transmitter data register empty
 - Transmission complete
 - Receiver data register full
 - Receiver overrun
 - Idle receiver input
- Receiver framing error detection
- 1/16 bit-time noise detection

9.3 SCI Data Format

The SCI uses the standard non-return-to-zero mark/space data format illustrated in [Figure 9-1](#).




Figure 9-1. SCI Data Format

9.4 SCI Operation

The SCI allows full-duplex, asynchronous, RS232 or RS422 serial communication between the MCU and remote devices, including other MCUs. The SCI's transmitter and receiver operate independently, although they use the same baud-rate generator. This subsection describes the operation of the SCI transmitter and receiver.

9.4.1 Transmitter

Figure 9-2 shows the structure of the SCI transmitter.

9.4.1.1 Character Length

The transmitter can accommodate either 8-bit or 9-bit data. The state of the M bit in SCI control register 1 (SCCR1) determines character length. When transmitting 9-bit data, bit T8 in SCCR1 is the ninth bit (bit 8).

9.4.1.2 Character Transmission

During transmission, the transmit shift register shifts a character out to the PD1/TDO pin. The SCI data register (SCDR) is the write-only buffer between the internal data bus and the transmit shift register.

Writing a logic 1 to the TE bit in SCI control register 2 (SCCR2) and then writing data to the SCDR begins the transmission. At the start of a transmission, transmitter control logic automatically loads the transmit shift register with a preamble of logic 1s. After the preamble shifts out, the control logic transfers the SCDR data into the shift register. A logic 0 start bit automatically goes into the least significant bit position of the shift register, and a logic 1 stop bit goes into the most significant bit position.

When the data in the SCDR transfers to the transmit shift register, the transmit data register empty (TDRE) flag in the SCI status register (SCSR) becomes set. The TDRE flag indicates that the SCDR can accept new data from the internal data bus.

When the shift register is not transmitting a character, the PD1/TDO pin goes to the idle condition, logic 1. If software clears the TE bit during the idle condition, and while TDRE is set, the transmitter relinquishes control of the PD1/TDO pin.

9.4.1.3 Break Characters

Writing a logic 1 to the SBK bit in SCCR2 loads the shift register with a break character. A break character contains all logic 0s and has no start and stop bits. Break character length depends on the M bit in SCCR1. As long as SBK is at logic 1, transmitter logic continuously loads break characters into the shift register. After software clears the SBK bit, the shift register finishes transmitting the last break character and then transmits at least one logic 1. The automatic logic 1 at the end of a break character is to guarantee the recognition of the start bit of the next character.

9.4.1.4 Idle Characters

An idle character contains all logic 1s and has no start or stop bits. Idle character length depends on the M bit in SCCR1. The preamble is a synchronizing idle character that begins every transmission.




Figure 9-2. SCI Transmitter

Clearing the TE bit during a transmission relinquishes the PD1/TDO pin after the last character to be transmitted is shifted out. The last character may already be in the shift register, or waiting in the SCDR, or in a break character generated by writing to the SBK bit. Toggling TE from logic 0 to logic 1 while the last character is in transmission generates an idle character (a preamble) that allows the receiver to maintain control of the PD1/TDO pin.

9.4.1.5 Transmitter Interrupts

Two sources can generate SCI transmitter interrupt requests:

1. Transmit data register empty (TDRE) — The TDRE bit in the SCSR indicates that the SCDR has transferred a character to the transmit shift register. TDRE is a source of SCI interrupt requests. The transmission complete interrupt enable bit (TCIE) in SCCR2 is the local mask for TDRE interrupts.
2. Transmission complete (TC) — The TC bit in the SCSR indicates that both the transmit shift register and the SCDR are empty and that no break or idle character has been generated. TC is a source of SCI interrupt requests. The transmission complete interrupt enable bit (TCIE) in SCCR2 is the local mask for TC interrupts.

9.4.2 Receiver

Figure 9-3 shows the structure of the SCI receiver.

9.4.2.1 Character Length

The receiver can accommodate either 8-bit or 9-bit data. The state of the M bit in SCI control register 1 (SCCR1) determines character length. When receiving 9-bit data, bit R8 in SCCR1 is the ninth bit (bit 8).

9.4.2.2 Character Reception

During reception, the receive shift register shifts characters in from the PD0/RDI pin. The SCI data register (SCDR) is the read-only buffer between the internal data bus and the receive shift register.

After a complete character shifts into the receive shift register, the data portion of the character is transferred to the SCDR, setting the receive data register full (RDRF) flag. The RDRF flag can be used to generate an interrupt.


9.4.2.3 Receiver Wakeup

So that the MCU can ignore transmissions intended only for other receivers in multiple-receiver systems, the receiver can be put into a standby state. Setting the receiver wakeup enable (RWU) bit in SCI control register 2 (SCCR2) puts the receiver into a standby state during which receiver interrupts are disabled.

Either of two conditions on the PD0/RDI pin can bring the receiver out of the standby state:

1. Idle input line condition — If the PD0/RDI pin is at logic 1 long enough for 10 or 11 logic 1s to shift into the receive shift register, receiver interrupts are again enabled.
2. Address mark — If a logic 1 occurs in the most significant bit position of a received character, receiver interrupts are again enabled.

The state of the WAKE bit in SCCR1 determines which of the two conditions wakes up the MCU.



	BIT 7	6	5	4	3	2	1	BIT 0	
BAUD RATE REGISTER (BAUD)	0	0	SCP1	SCP0	0	SCR2	SCR1	SCR0	\$000D
SCI CONTROL REGISTER 1 (SCCR1)	R8	T8	0	M	WAKE	0	0	0	\$000E
SCI CONTROL REGISTER 2 (SCCR2)	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	\$000F
SCI STATUS REGISTER (SCSR)	TDRE	TC	RDRF	IDLR	OR	NF	FE	0	\$0010
SCI DATA REGISTER (SCDR)	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	\$0011

Figure 9-3. SCI Receiver

9.4.2.4 Receiver Noise Immunity

The data recovery logic samples each bit 16 times to identify and verify the start bit and to detect noise. Any conflict between noise-detection samples sets the noise flag (NF) in the SCSR. The NF bit is set at the same time that the RDRF bit is set.

9.4.2.5 Framing Errors

If the data recovery logic does not detect a logic 1 where the stop bit should be in an incoming character, it sets the framing error (FE) bit in the SCSR. The FE bit is set at the same time that the RDRF bit is set.

9.4.2.6 Receiver Interrupts

Three sources can generate SCI receiver interrupt requests:

1. Receive data register full (RDRF) — The RDRF bit in the SCSR indicates that the receive shift register has transferred a character to the SCDR.
2. Receiver overrun (OR) — The OR bit in the SCSR indicates that the receive shift register shifted in a new character before the previous character was read from the SCDR.
3. Idle input (IDLE) — The IDLE bit in the SCSR indicates that 10 or 11 consecutive logic 1s shifted in from the PD0/RDI pin.

9.5 SCI Input/Output (I/O) Registers

These I/O registers control and monitor SCI operation:

- SCI data register (SCDR)
- SCI control register 1 (SCCR1)
- SCI control register 2 (SCCR2)
- SCI status register (SCSR)

9.5.1 SCI Data Register

The SCI data register is the buffer for characters received and for characters transmitted.




Figure 9-4. SCI Data Register (SCDR)

9.5.2 SCI Control Register 1

SCI control register 1 has these functions:

- Stores ninth SCI data bit received and ninth SCI data bit transmitted
- Controls SCI character length
- Controls SCI wakeup method




Figure 9-5. SCI Control Register 1 (SCCR1)

R8 — Bit 8 (Received)

When the SCI is receiving 9-bit characters, R8 is the ninth bit of the received character. R8 receives the ninth bit from the receive shift register at the same time that the SCDR receives the other eight bits. Reset has no effect on the R8 bit.

T8 — Bit 8 (Transmitted)

When the SCI is transmitting 9-bit characters, T8 is the ninth bit of the transmitted character. T8 is loaded into the transmit shift register at the same time that SCDR is loaded into the transmit shift register. Reset has no effect on the T8 bit.

M — Character Length Bit

This read/write bit determines whether SCI characters are 8 bits long or 9 bits long. The ninth bit can be used as an extra stop bit, as a receiver wakeup signal, or as a mark or space parity bit. Reset has no effect on the M bit.

- 1 = 9-bit SCI characters
- 0 = 8-bit SCI characters

WAKE — Wakeup Bit

This read/write bit determines which condition wakes up the SCI: a logic 1 (address mark) in the most significant bit position of a received character or an idle condition of the PD0/RDI pin. Reset has no effect on the WAKE bit.

- 1 = Address mark wakeup
- 0 = Idle line wakeup

9.5.3 SCI Control Register 2

SCI control register 2 has these functions:

- Enables the SCI receiver and SCI receiver interrupts
- Enables the SCI transmitter and SCI transmitter interrupts
- Enables SCI receiver idle interrupts
- Enables SCI transmission complete interrupts
- Enables SCI wakeup
- Transmits SCI break characters

Address: \$000F

	Bit 7	6	5	4	3	2	1	Bit 0
Read:								
Write:	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
Reset:	0	0	0	0	0	0	0	0

Figure 9-6. SCI Control Register 2 (SCCR2)

TIE — Transmit Interrupt Enable Bit

This read/write bit enables SCI interrupt requests when the TDRE bit becomes set. Reset clears the TIE bit.

- 1 = TDRE interrupt requests enabled
- 0 = TDRE interrupt requests disabled

TCIE — Transmission Complete Interrupt Enable Bit

This read/write bit enables SCI interrupt requests when the TC bit becomes set. Reset clears the TCIE bit.

- 1 = TC interrupt requests enabled
- 0 = TC interrupt requests disabled

RIE — Receive Interrupt Enable Bit

This read/write bit enables SCI interrupt requests when the RDRF bit or the OR bit becomes set. Reset clears the RIE bit.

- 1 = RDRF interrupt requests enabled
- 0 = RDRF interrupt requests disabled

ILIE — Idle Line Interrupt Enable Bit

This read/write bit enables SCI interrupt requests when the IDLE bit becomes set. Reset clears the ILIE bit.

- 1 = IDLE interrupt requests enabled
- 0 = IDLE interrupt requests disabled

TE — Transmit Enable Bit

Setting this read/write bit begins the transmission by sending a preamble of 10 or 11 logic 1s from the transmit shift register to the PD1/TDO pin. Reset clears the TE bit.

- 1 = Transmission enabled
- 0 = Transmission disabled

RE — Receive Enable Bit

Setting this read/write bit enables the receiver. Clearing the RE bit disables the receiver and receiver interrupts but does not affect the receiver interrupt flags. Reset clears the RE bit.

- 1 = Receiver enabled
- 0 = Receiver disabled

RWU — Receiver Wakeup Enable Bit

This read/write bit puts the receiver in a standby state. Typically, data transmitted to the receiver clears the RWU bit and returns the receiver to normal operation. The WAKE bit in SCCR1 determines whether an idle input or an address mark brings the receiver out of the standby state. Reset clears the RWU bit.

- 1 = Standby state
- 0 = Normal operation

SBK — Send Break Bit

Setting this read/write bit continuously transmits break codes in the form of 10-bit or 11-bit groups of logic 0s. Clearing the SBK bit stops the break codes and transmits a logic 1 as a start bit. Reset clears the SBK bit.

- 1 = Break codes being transmitted
- 0 = No break codes being transmitted

9.5.4 SCI Status Register

The SCI status register contains flags to signal these conditions:

- Transfer of SCDR data to transmit shift register complete
- Transmission complete
- Transfer of receive shift register data to SCDR complete
- Receiver input idle
- Receiver overrun
- Noisy data
- Framing error




Figure 9-7. SCI Status Register (SCSR)

TDRE — Transmit Data Register Empty Bit

This clearable, read-only bit is set when the data in the SCDR transfers to the transmit shift register. TDRE generates an interrupt request if the TIE bit in SCCR2 is also set. Clear the TDRE bit by reading the SCSR with TDRE set, and then writing to the SCDR. Reset sets the TDRE bit. Software must initialize the TDRE bit to logic 0 to avoid an instant interrupt request when turning on the transmitter.

- 1 = SCDR data transferred to transmit shift register
- 0 = SCDR data not transferred to transmit shift register

TC — Transmission Complete Bit

This clearable, read-only bit is set when the TDRE bit is set, and no data, preamble, or break character is being transmitted. TC generates an interrupt request if the TCIE bit in SCCR2 is also set. Clear the TC bit by reading the SCSR with TC set, and then writing to the SCDR. Reset sets the TC bit. Software must initialize the TC bit to logic 0 to avoid an instant interrupt request when turning on the transmitter.

- 1 = No transmission in progress
- 0 = Transmission in progress

RDRF — Receive Data Register Full Bit

This clearable, read-only bit is set when the data in the receive shift register transfers to the SCI data register. RDRF generates an interrupt request if the RIE bit in SCCR2 is also set. Clear the RDRF bit by reading the SCSR with RDRF set, and then reading the SCDR. Reset clears the RDRF bit.

- 1 = Received data available in SCDR
- 0 = Received data not available in SCDR

IDLE — Receiver Idle Bit

This clearable, read-only bit is set when 10 or 11 consecutive logic 1s appear on the receiver input. IDLE generates an interrupt request if the ILIE bit in SCCR2 is also set. Clear the IDLE bit by reading the SCSR with IDLE set, and then reading the SCDR. Reset clears the IDLE bit.

- 1 = Receiver input idle
- 0 = Receiver input not idle

OR — Receiver Overrun Bit

This clearable, read-only bit is set if the SCDR is not read before the receive shift register receives the next word. OR generates an interrupt request if the RIE bit in SCCR2 is also set. The data in the shift register is lost, but the data already in the SCDR is not affected. Clear the OR bit by reading the SCSR with OR set and then reading the SCDR. Reset clears the OR bit.

- 1 = Receiver shift register full and RDRF = 1
- 0 = No receiver overrun

NF — Receiver Noise Flag

This clearable, read-only bit is set when noise is detected in data received in the SCI data register. Clear the NF bit by reading the SCSR and then reading the SCDR. Reset clears the NF bit.

- 1 = Noise detected in SCDR
- 0 = No noise detected in SCDR

FE — Receiver Framing Error Flag

This clearable, read-only flag is set when there is a logic 0 where a stop bit should be in the character shifted into the receive shift register. If the received word causes both a framing error and an overrun error, the OR bit is set and the FE bit is not set. Clear the FE bit by reading the SCSR, and then reading the SCDR. Reset clears the FE bit.

- 1 = Framing error
- 0 = No framing error

9.5.5 Baud Rate Register

The baud rate register (BAUD) selects the baud rate for both the receiver and the transmitter.

Address: \$000D

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	0	0	SCP1	SCP0	0	SCR2	SCR2	SCR0
Write:	0	0	SCP1	SCP0	0	SCR2	SCR2	SCR0
Reset:	0	0	0	0	0	U	U	U

U = Unaffected

Figure 9-8. Baud Rate Register (BAUD)

SCP1 and SCP0 — SCI Prescaler Select Bits

These read/write bits control prescaling of the baud rate generator clock, as shown in [Table 9-1](#). Resets clear both SCP1 and SCP0.

Table 9-1. Baud Rate Generator Clock Prescaling

SCP0–SCP1	Baud Rate Generator Clock
00	Internal clock divided by 1
01	Internal clock divided by 3
10	Internal clock divided by 4
11	Internal clock divided by 13

SCR2–SCR0 — SCI Baud Rate Select Bits

These read/write bits select the SCI baud rate, as shown in [Table 9-2](#). Reset has no effect on the SCR2–SCR0 bits.

Table 9-2. Baud Rate Selection

SCR2–SCR0	SCI Baud Rate (Baud)
000	Prescaled clock divided by 1
001	Prescaled clock divided by 2
010	Prescaled clock divided by 4
011	Prescaled clock divided by 8
100	Prescaled clock divided by 16
101	Prescaled clock divided by 32
110	Prescaled clock divided by 64
111	Prescaled clock divided by 128

[Table 9-3](#) shows all possible SCI baud rates derived from crystal frequencies of 2 MHz, 4 MHz, and 4.194304 MHz.

Table 9-3. Baud Rate Selection Examples

SCP[1:0]	SCR [2:1:0]	SCI Baud Rate		
		f _{osc} = 2 MHz	f _{osc} = 4 MHz	f _{osc} = 4.194304 MHz
00	000	62.50 kBaud	125 kBaud	131.1 kBaud
00	001	31.25 kBaud	62.50 kBaud	65.54 kBaud
00	010	15.63 kBaud	31.25 kBaud	32.77 kBaud
00	011	7813 Baud	15.63 kBaud	16.38 kBaud
00	100	3906 Baud	7813 Baud	8192 Baud
00	101	1953 Baud	3906 Baud	4096 Baud
00	110	976.6 Baud	1953 Baud	2048 Baud
00	111	488.3 Baud	976.6 Baud	1024 Baud
01	000	20.83 kBaud	41.67 kBaud	43.69 kBaud
01	001	10.42 kBaud	20.83 kBaud	21.85 kBaud
01	010	5208 Baud	10.42 kBaud	10.92 kBaud
01	011	2604 Baud	5208 Baud	5461 Baud
01	100	1302 Baud	2604 Baud	2731 Baud
01	101	651.0 Baud	1302 Baud	1365 Baud
01	110	325.5 Baud	651.0 Baud	682.7 Baud
01	111	162.8 Baud	325.5 Baud	341.3 Baud
10	000	15.63 kBaud	31.25 kBaud	32.77 kBaud
10	001	7813 Baud	15.63 kBaud	16.38 kBaud
10	010	3906 Baud	7813 Baud	8192 Baud
10	011	1953 Baud	3906 Baud	4906 Baud
10	100	976.6 Baud	1953 Baud	2048 Baud
10	101	488.3 Baud	976.6 Baud	1024 Baud
10	110	244.1 Baud	488.3 Baud	512.0 Baud
10	111	122.1 Baud	244.1 Baud	256.0 Baud
11	000	4808 Baud	9615 Baud	10.08 kBaud
11	001	2404 Baud	4808 Baud	5041 Baud
11	010	1202 Baud	2404 Baud	2521 Baud
11	011	601.0 Baud	1202 Baud	1260 Baud
11	100	300.5 Baud	601.0 Baud	630.2 Baud
11	101	150.2 Baud	300.5 Baud	315.1 Baud
11	110	75.12 Baud	150.2 Baud	157.5 Baud
11	111	37.56 Baud	75.12 Baud	78.77 Baud

Chapter 10

Serial Peripheral Interface (SPI)

10.1 Introduction

The serial peripheral interface (SPI) is an interface built into the MC68HC05 microcontroller unit (MCU) which allows several MC68HC05 MCUs or MC68HC05 MCU plus peripheral devices to be interconnected within a single printed circuit board. In an SPI, separate wires are required for data and clock. In the SPI format, the clock is not included in the data stream and must be furnished as a separate signal. An SPI system may be configured in a system containing one master MCU and several slave MCUs or in a system in which an MCU is capable of being a master or a slave.

10.2 Features

Features include:

- Full duplex, 4-wire synchronous transfers
- Master or slave operation
- Bus frequency divided by 2 (maximum) master bit frequency
- Bus frequency (maximum) slave bit frequency
- Four programmable master bit rates
- Programmable clock polarity and phase
- End-of-transmission interrupt flag
- Write collision flag protection
- Master-master mode fault protection capability

10.3 SPI Signal Description

The four basic signals (MOSI, MISO, SCK, and \overline{SS}) are described in this subsection. Each signal function is described for both the master and slave mode.

10.3.1 Master In Slave Out (MISO)

The MISO line is configured as an input in a master device and as an output in a slave device. It is one of the two lines that transfer serial data in one direction, with the most significant bit sent first. The MISO line of a slave device is placed in the high-impedance state if the slave is not selected.

10.3.2 Master Out Slave In (MOSI)

The MOSI line is configured as an output in a master device and as an input in a slave device. It is one of the two lines that transfer serial data in one direction with the most significant bit sent first.

10.3.3 Serial Clock (SCK)

The master clock is used to synchronize data movement both in and out of the device through its MOSI and MISO lines. The master and slave devices are capable of exchanging a byte of information during a sequence of eight clock cycles. Since SCK is generated by the master device, this line becomes an input on a slave device.

As shown in [Figure 10-1](#), four possible timing relationships may be chosen by using control bits CPOL and CPHA in the serial peripheral control register (SPCR). Both master and slave devices must operate with the same timing. The master device always places data on the MOSI line one-half cycle before the clock edge (SCK), so the slave device can latch the data.

Two bits (SPR0 and SPR1) in the SPCR of the master device select the clock rate. In a slave device, SPR0 and SPR1 have no effect on the SPI operation.




Figure 10-1. Data Clock Timing Diagram

10.3.4 Slave Select (\overline{SS})

The slave select (\overline{SS}) input line is used to select a slave device. It has to be low prior to data transactions and must stay low for the duration of the transaction.

The \overline{SS} line on the master must be tied high. If it goes low, a mode fault error flag (MODF) is set in the SPSR.

When $CPHA = 0$, the shift clock is the OR of \overline{SS} with SCK. In this clock phase mode, \overline{SS} must go high between successive characters in an SPI message. When $CPHA = 1$, \overline{SS} may be left low for several SPI characters. In cases where there is only one SPI slave MCU, its \overline{SS} line could be tied to V_{SS} as long as $CPHA = 1$ clock modes are used.

10.4 Functional Description

Figure 10-2 shows a block diagram of the SPI circuitry. When a master device transmits data to a slave device via the MOSI line, the slave device responds by sending data to the master device via the master's MISO line. This implies full duplex transmission with both data out and data in synchronized with the same clock signal. Thus, the byte transmitted is replaced by the byte received and eliminates the need for separate transmit-empty and receive-full status bits. A single status bit (SPIF) is used to signify that the input/output (I/O) operation has been completed.




Figure 10-2. Serial Peripheral Interface Block Diagram

Serial Peripheral Interface (SPI)

The SPI data register (SPDR) is double buffered on read, but not on write. If a write is performed during data transfer, the transfer occurs uninterrupted, and the write will be unsuccessful. This condition will cause the write collision (WCOL) status bit in the SPSR to be set. After a data byte is shifted, the SPIF flag of the SPSR is set.

In the master mode, the SCK pin is an output. It idles high or low, depending on the CPOL bit in the SPCR, until data is written to the shift register, at which point eight clocks are generated to shift the eight bits of data and then SCK goes idle again.

In a slave mode, the slave select start logic receives a logic low at the \overline{SS} pin and a clock at the SCK pin. Thus, the slave is synchronized with the master. Data from the master is received serially at the MOSI line and loads the 8-bit shift register. After the 8-bit shift register is loaded, its data is parallel transferred to the read buffer. During a write cycle, data is written into the shift register, then the slave waits for a clock train from the master to shift the data out on the slave's MISO line.

Figure 10-3 illustrates the MOSI, MISO, SCK, and \overline{SS} master-slave interconnections.




Figure 10-3. Serial Peripheral Interface Master-Slave Interconnection

10.5 SPI Registers

This subsection describes the three registers in the SPI which provide control, status, and data storage functions. These registers are:

- Serial peripheral control register (SPCR)
- Serial peripheral status register (SPSR)
- Serial peripheral data I/O register (SPDR)

10.5.1 Serial Peripheral Control Register




Figure 10-4. SPI Control Register (SPCR)

SPIE — Serial Peripheral Interrupt Enable Bit

- 0 = SPIF interrupts disabled
- 1 = SPI interrupt is enabled

SPE — Serial Peripheral System Enable Bit

- 0 = SPI system off
- 1 = SPI system on

MSTR — Master Mode Select Bit

- 0 = Slave mode
- 1 = Master mode

CPOL — Clock Polarity Bit

When the clock polarity bit is cleared and data is not being transferred, a steady state low value is produced at the SCK pin of the master device. Conversely, if this bit is set, the SCK pin will idle high. This bit also is used in conjunction with the clock phase control bit to produce the desired clock-data relationship between master and slave. See [Figure 10-1](#).

CPHA — Clock Phase Bit

The clock phase bit, in conjunction with the CPOL bit, controls the clock-data relationship between master and slave. The CPOL bit can be thought of as simply inserting an inverter in series with the SCK line. The CPHA bit selects one of two fundamentally different clocking protocols. When CPHA = 0, the shift clock is the OR of SCK with \overline{SS} . As soon as \overline{SS} goes low, the transaction begins and the first edge on SCK invokes the first data sample. When CPHA = 1, the \overline{SS} pin may be thought of as a simple output enable control. See [Figure 10-1](#).

SPR1 and SPR0 — SPI Clock Rate Select Bits

These two bits select one of four baud rates to be used as SCK if the device is a master; however, they have no effect in the slave mode. See [Table 10-1](#).

Table 10-1. Serial Peripheral Rate Selection

SPR1	SPR0	Bus Clock Divided By
0	0	2
0	1	4
1	0	16
1	1	32

10.5.2 Serial Peripheral Status Register

Address: \$000B

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	SPIF	WCOL	0	MODF	0	0	0	0
Write:								
Reset	0	0	0	0	0	0	U	U

= Unimplemented
 U = Unaffected

Figure 10-5. SPI Status Register (SPSR)

SPIF — SPI Transfer Complete Flag

The serial peripheral data transfer flag bit is set upon completion of data transfer between the processor and external device. If SPIF goes high and if SPIE is set, a serial peripheral interrupt is generated. Clearing the SPIF bit is accomplished by reading the SPSR (with SPIF set) followed by an access of the SPDR. Unless SPSR is read (with SPIF set) first, attempts to write to SPDR are inhibited.

WCOL — Write Collision Bit

The write collision bit is set when an attempt is made to write to the serial peripheral data register while data transfer is taking place. If CPHA is 0, a transfer is said to begin when \overline{SS} goes low and the transfer ends when \overline{SS} goes high after eight clock cycles on SCK. When CPHA is 1, a transfer is said to begin the first time SCK becomes active while \overline{SS} is low. The transfer ends when the SPIF flag gets set. Clearing the WCOL bit is accomplished by reading the SPSR (with WCOL set) followed by an access to SPDR.

Bit 5 — Not implemented

This bit always reads as 0.

MODF — Mode Fault Flag

The mode fault flag indicates that there may have been a multi-master conflict for system control and allows a proper exit from system operation to a reset or default system state. The MODF bit is normally clear and is set only when the master device has its \overline{SS} pin pulled low. Setting the MODF bit affects the internal serial peripheral interface system in these ways:

- An SPI interrupt is generated if SPIE = 1.
- The SPE bit is cleared. This disables the SPI.
- The MSTR bit is cleared, thus forcing the device into the slave mode.

Clearing the MODF bit is accomplished by reading the SPSR (with MODF set), followed by a write to the SPCR. Control bits SPE and MSTR may be restored by user software to their original state after the MODF bit has been cleared.

Bits 3–0 — Not Implemented

These bits always reads as 0.

10.5.3 Serial Peripheral Data I/O Register

Address: \$000C




Figure 10-6. SPI Data Register (SPSR)

The serial peripheral data I/O register is used to transmit and receive data on the serial bus. Only a write to this register will initiate transmission/reception of another byte, and this will occur only in the master device. At the completion of transmitting a byte of data, the SPIF status bit is set in both the master and slave devices.

When the user reads the serial peripheral data I/O register, a buffer is actually being read. The first SPIF must be cleared by the time a second transfer of the data from the shift register to the read buffer is initiated or an overrun condition will exist. In cases of overrun, the byte which causes the overrun is lost.

A write to the serial peripheral data I/O register is not buffered and places data directly into the shift register for transmission.


Chapter 11

Operating Modes

11.1 Introduction

The microcontroller unit (MCU) has two modes of operation: user mode and self-check mode. [Table 11-1](#) shows the conditions required to enter into each mode, where $V_{TST} = 2 \times V_{DD}$.

Table 11-1. Operating Mode Conditions

$\overline{\text{RESET}}$	$\overline{\text{IRQ}}$	TCAP	Mode
	V_{SS} to V_{DD}	V_{SS} to V_{DD}	User
	V_{TST}	V_{DD}	Self-Check

11.2 User Mode

In user mode, the address and data buses are not available externally, but there are three 8-bit input/output (I/O) ports and one 7-bit input-only port. This mode allows the MCU to function as a self-contained microcontroller, with maximum use of the pins for on-chip peripheral functions. All address and data activity occurs within the MCU. User mode is entered on the rising edge of $\overline{\text{RESET}}$ if the $\overline{\text{IRQ}}$ pin is within normal operating range.

The user mode pinout is shown in [Figure 11-1](#).




Figure 11-1. User Mode Pinout

11.3 Self-Check Mode


Self-check mode is entered upon the rising edge of \overline{RESET} if the \overline{IRQ} pin is at V_{TST} and the TCAP pin is at logic 1.

11.3.1 Self-Check Tests

The self-check read-only memory (ROM) at mask ROM location \$1F00–\$1FEF determines if the MCU is functioning properly. These tests are performed:

1. I/O — Functional test of ports A, B, and C
2. Random-access memory (RAM) — Counter test for each RAM byte
3. Timer — Test of counter register and OCF bit
4. Serial communications interface (SCI) — Transmission test checks for RDRF, TDRE, TC, and FE flags
5. Read-only memory (ROM) — Exclusive OR with odd ones parity result
6. Serial peripheral interface (SPI) — Transmission test checks for SPIF and WCOL flags

The self-check circuit is shown in [Figure 11-2](#).



- Notes:
1. $V_{DD} = 5.0\text{ V}$
 2. TCMP = NC

Figure 11-2. Self-Check Circuit Schematic

11.3.2 Self-Check Results

Table 11-2 shows the light-emitting diode (LED) codes that indicate self-check test results.

Table 11-2. Self-Check Circuit LED Codes

PC3	PC2	PC1	PC0	Remarks
Off	On	On	Off	I/O failure
Off	On	Off	On	RAM failure
Off	On	Off	Off	Timer failure
Off	Off	On	On	SCI failure
Off	Off	On	Off	ROM failure
Off	Off	Off	On	SPI failure
Flashing				No failure
All others				Device failure

Perform these steps to activate the self-check tests:

1. Apply 10 V ($2 \times V_{DD}$) to the \overline{IRQ} pin.
2. Apply a logic 1 to the TCAP pin.
3. Apply a logic 0 to the \overline{RESET} pin.

The self-check tests begin on the rising edge of the \overline{RESET} pin.

\overline{RESET} must be held low for 4064 cycles after power-on reset (POR) or for a time, t_{RL} , for any other reset. For the t_{RL} value, see [13.8 5.0-V Control Timing](#).

Chapter 12

Instruction Set

12.1 Introduction

The microcontroller unit (MCU) instruction set has 62 instructions and uses eight addressing modes. The instructions include all those of the M146805 CMOS (complementary metal oxide silicon) Family plus one more: the unsigned multiply (MUL) instruction. The MUL instruction allows unsigned multiplication of the contents of the accumulator (A) and the index register (X). The high-order product is stored in the index register, and the low-order product is stored in the accumulator.

12.2 Addressing Modes

The central processor unit (CPU) uses eight addressing modes for flexibility in accessing data. The addressing modes provide eight different ways for the CPU to find the data required to execute an instruction. The eight addressing modes are:

- Inherent
- Immediate
- Direct
- Extended
- Indexed, no offset
- Indexed, 8-bit offset
- Indexed, 16-bit offset
- Relative

12.2.1 Inherent

Inherent instructions are those that have no operand, such as return from interrupt (RTI) and stop (STOP). Some of the inherent instructions act on data in the CPU registers, such as set carry flag (SEC) and increment accumulator (INCA). Inherent instructions require no operand address and are one byte long.

12.2.2 Immediate

Immediate instructions are those that contain a value to be used in an operation with the value in the accumulator or index register. Immediate instructions require no operand address and are two bytes long. The opcode is the first byte, and the immediate data value is the second byte.

12.2.3 Direct

Direct instructions can access any of the first 256 memory locations with two bytes. The first byte is the opcode, and the second is the low byte of the operand address. In direct addressing, the CPU automatically uses \$00 as the high byte of the operand address.

12.2.4 Extended

Extended instructions use three bytes and can access any address in memory. The first byte is the opcode; the second and third bytes are the high and low bytes of the operand address.

When using the Freescale assembler, the programmer does not need to specify whether an instruction is direct or extended. The assembler automatically selects the shortest form of the instruction.

12.2.5 Indexed, No Offset

Indexed instructions with no offset are 1-byte instructions that can access data with variable addresses within the first 256 memory locations. The index register contains the low byte of the effective address of the operand. The CPU automatically uses \$00 as the high byte, so these instructions can address locations \$0000–\$00FF.

Indexed, no offset instructions are often used to move a pointer through a table or to hold the address of a frequently used random-access memory (RAM) or input/output (I/O) location.

12.2.6 Indexed, 8-Bit Offset

Indexed, 8-bit offset instructions are 2-byte instructions that can access data with variable addresses within the first 511 memory locations. The CPU adds the unsigned byte in the index register to the unsigned byte following the opcode. The sum is the effective address of the operand. These instructions can access locations \$0000–\$01FE.

Indexed 8-bit offset instructions are useful for selecting the *k*th element in an *n*-element table. The table can begin anywhere within the first 256 memory locations and could extend as far as location 510 (\$01FE). The *k* value is typically in the index register, and the address of the beginning of the table is in the byte following the opcode.

12.2.7 Indexed, 16-Bit Offset

Indexed, 16-bit offset instructions are 3-byte instructions that can access data with variable addresses at any location in memory. The CPU adds the unsigned byte in the index register to the two unsigned bytes following the opcode. The sum is the effective address of the operand. The first byte after the opcode is the high byte of the 16-bit offset; the second byte is the low byte of the offset.

Indexed, 16-bit offset instructions are useful for selecting the *k*th element in an *n*-element table anywhere in memory.

As with direct and extended addressing, the Freescale assembler determines the shortest form of indexed addressing.

12.2.8 Relative

Relative addressing is only for branch instructions. If the branch condition is true, the CPU finds the effective branch destination by adding the signed byte following the opcode to the contents of the program counter. If the branch condition is not true, the CPU goes to the next instruction. The offset is a signed, two's complement byte that gives a branching range of –128 to +127 bytes from the address of the next location after the branch instruction.

When using the Freescale assembler, the programmer does not need to calculate the offset, because the assembler determines the proper offset and verifies that it is within the span of the branch.

12.3 Instruction Types

The MCU instructions fall into the following five categories:

- Register/Memory instructions
- Read-Modify-Write instructions
- Jump/Branch instructions
- Bit Manipulation instructions
- Control instructions

12.3.1 Register/Memory Instructions

These instructions operate on CPU registers and memory locations. Most of them use two operands. One operand is in either the accumulator or the index register. The CPU finds the other operand in memory.

Table 12-1. Register/Memory Instructions

Instruction	Mnemonic
Add Memory Byte and Carry Bit to Accumulator	ADC
Add Memory Byte to Accumulator	ADD
AND Memory Byte with Accumulator	AND
Bit Test Accumulator	BIT
Compare Accumulator	CMP
Compare Index Register with Memory Byte	CPX
EXCLUSIVE OR Accumulator with Memory Byte	EOR
Load Accumulator with Memory Byte	LDA
Load Index Register with Memory Byte	LDX
Multiply	MUL
OR Accumulator with Memory Byte	ORA
Subtract Memory Byte and Carry Bit from Accumulator	SBC
Store Accumulator in Memory	STA
Store Index Register in Memory	STX
Subtract Memory Byte from Accumulator	SUB

12.3.2 Read-Modify-Write Instructions

These instructions read a memory location or a register, modify its contents, and write the modified value back to the memory location or to the register.

NOTE

Do not use read-modify-write operations on write-only registers.

Table 12-2. Read-Modify-Write Instructions

Instruction	Mnemonic
Arithmetic Shift Left (Same as LSL)	ASL
Arithmetic Shift Right	ASR
Bit Clear	BCLR ⁽¹⁾
Bit Set	BSET ⁽¹⁾
Clear Register	CLR
Complement (One's Complement)	COM
Decrement	DEC
Increment	INC
Logical Shift Left (Same as ASL)	LSL
Logical Shift Right	LSR
Negate (Two's Complement)	NEG
Rotate Left through Carry Bit	ROL
Rotate Right through Carry Bit	ROR
Test for Negative or Zero	TST ⁽²⁾

1. Unlike other read-modify-write instructions, BCLR and BSET use only direct addressing.
2. TST is an exception to the read-modify-write sequence because it does not write a replacement value.

12.3.3 Jump/Branch Instructions

Jump instructions allow the CPU to interrupt the normal sequence of the program counter. The unconditional jump instruction (JMP) and the jump-to-subroutine instruction (JSR) have no register operand. Branch instructions allow the CPU to interrupt the normal sequence of the program counter when a test condition is met. If the test condition is not met, the branch is not performed.

The BRCLR and BRSET instructions cause a branch based on the state of any readable bit in the first 256 memory locations. These 3-byte instructions use a combination of direct addressing and relative addressing. The direct address of the byte to be tested is in the byte following the opcode. The third byte is the signed offset byte. The CPU finds the effective branch destination by adding the third byte to the program counter if the specified bit tests true. The bit to be tested and its condition (set or clear) is part of the opcode. The span of branching is from -128 to $+127$ from the address of the next location after the branch instruction. The CPU also transfers the tested bit to the carry/borrow bit of the condition code register.

Table 12-3. Jump and Branch Instructions

Instruction	Mnemonic
Branch if Carry Bit Clear	BCC
Branch if Carry Bit Set	BCS
Branch if Equal	BEQ
Branch if Half-Carry Bit Clear	BHCC
Branch if Half-Carry Bit Set	BHCS
Branch if Higher	BHI
Branch if Higher or Same	BHS
Branch if \overline{TRQ} Pin High	BIH
Branch if \overline{TRQ} Pin Low	BIL
Branch if Lower	BLO
Branch if Lower or Same	BLS
Branch if Interrupt Mask Clear	BMC
Branch if Minus	BMI
Branch if Interrupt Mask Set	BMS
Branch if Not Equal	BNE
Branch if Plus	BPL
Branch Always	BRA
Branch if Bit Clear	BRCLR
Branch Never	BRN
Branch if Bit Set	BRSET
Branch to Subroutine	BSR
Unconditional Jump	JMP
Jump to Subroutine	JSR

12.3.4 Bit Manipulation Instructions

The CPU can set or clear any writable bit in the first 256 bytes of memory, which includes I/O registers and on-chip RAM locations. The CPU can also test and branch based on the state of any bit in any of the first 256 memory locations.

Table 12-4. Bit Manipulation Instructions

Instruction	Mnemonic
Bit Clear	BCLR
Branch if Bit Clear	BRCLR
Branch if Bit Set	BRSET
Bit Set	BSET

12.3.5 Control Instructions

These instructions act on CPU registers and control CPU operation during program execution.

Table 12-5. Control Instructions

Instruction	Mnemonic
Clear Carry Bit	CLC
Clear Interrupt Mask	CLI
No Operation	NOP
Reset Stack Pointer	RSP
Return from Interrupt	RTI
Return from Subroutine	RTS
Set Carry Bit	SEC
Set Interrupt Mask	SEI
Stop Oscillator and Enable $\overline{\text{IRQ}}$ Pin	STOP
Software Interrupt	SWI
Transfer Accumulator to Index Register	TAX
Transfer Index Register to Accumulator	TXA
Stop CPU Clock and Enable Interrupts	WAIT

12.4 Instruction Set Summary

Table 12-6. Instruction Set Summary (Sheet 1 of 6)



Source Form	Operation	Description	Effect on CCR					Address Mode	Opcode	Operand	Cycles
			H	I	N	Z	C				
ADC #opr ADC opr ADC opr ADC opr,X ADC opr,X ADC ,X	Add with Carry	$A \leftarrow (A) + (M) + (C)$	†	—	†	†	†	IMM DIR EXT IX2 IX1 IX	A9 B9 C9 D9 E9 F9	ii dd hh ll ee ff ff	2 3 4 5 4 3
ADD #opr ADD opr ADD opr ADD opr,X ADD opr,X ADD ,X	Add without Carry	$A \leftarrow (A) + (M)$	†	—	†	†	†	IMM DIR EXT IX2 IX1 IX	AB BB CB DB EB FB	ii dd hh ll ee ff ff	2 3 4 5 4 3
AND #opr AND opr AND opr AND opr,X AND opr,X AND ,X	Logical AND	$A \leftarrow (A) \wedge (M)$	—	—	†	†	—	IMM DIR EXT IX2 IX1 IX	A4 B4 C4 D4 E4 F4	ii dd hh ll ee ff ff	2 3 4 5 4 3
ASL opr ASLA ASLX ASL opr,X ASL ,X	Arithmetic Shift Left (Same as LSL)		—	—	†	†	†	DIR INH INH IX1 IX	38 48 58 68 78	dd ff	5 3 3 6 5
ASR opr ASRA ASRX ASR opr,X ASR ,X	Arithmetic Shift Right		—	—	†	†	†	DIR INH INH IX1 IX	37 47 57 67 77	dd ff	5 3 3 6 5
BCC rel	Branch if Carry Bit Clear	$PC \leftarrow (PC) + 2 + rel ? C = 0$	—	—	—	—	—	REL	24	rr	3
BCLR n opr	Clear Bit n	$M_n \leftarrow 0$	—	—	—	—	—	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	11 13 15 17 19 1B 1D 1F	dd dd dd dd dd dd dd dd	5 5 5 5 5 5 5 5
BCS rel	Branch if Carry Bit Set (Same as BLO)	$PC \leftarrow (PC) + 2 + rel ? C = 1$	—	—	—	—	—	REL	25	rr	3
BEQ rel	Branch if Equal	$PC \leftarrow (PC) + 2 + rel ? Z = 1$	—	—	—	—	—	REL	27	rr	3
BHCC rel	Branch if Half-Carry Bit Clear	$PC \leftarrow (PC) + 2 + rel ? H = 0$	—	—	—	—	—	REL	28	rr	3
BHCS rel	Branch if Half-Carry Bit Set	$PC \leftarrow (PC) + 2 + rel ? H = 1$	—	—	—	—	—	REL	29	rr	3
BHI rel	Branch if Higher	$PC \leftarrow (PC) + 2 + rel ? C \vee Z = 0$	—	—	—	—	—	REL	22	rr	3
BHS rel	Branch if Higher or Same	$PC \leftarrow (PC) + 2 + rel ? C = 0$	—	—	—	—	—	REL	24	rr	3
BIH rel	Branch if IRQ Pin High	$PC \leftarrow (PC) + 2 + rel ? IRQ = 1$	—	—	—	—	—	REL	2F	rr	3
BIL rel	Branch if IRQ Pin Low	$PC \leftarrow (PC) + 2 + rel ? IRQ = 0$	—	—	—	—	—	REL	2E	rr	3

Table 12-6. Instruction Set Summary (Sheet 2 of 6)

Source Form	Operation	Description	Effect on CCR					Address Mode	Opcode	Operand	Cycles
			H	I	N	Z	C				
BIT #opr BIT opr BIT opr BIT opr,X BIT opr,X BIT ,X	Bit Test Accumulator with Memory Byte	(A) ^ (M)	—	—	†	†	—	IMM DIR EXT IX2 IX1 IX	A5 B5 C5 D5 E5 F5	ii dd hh ll ee ff ff	2 3 4 5 4 3
BLO rel	Branch if Lower (Same as BCS)	PC ← (PC) + 2 + rel ? C = 1	—	—	—	—	—	REL	25	rr	3
BLS rel	Branch if Lower or Same	PC ← (PC) + 2 + rel ? C ∨ Z = 1	—	—	—	—	—	REL	23	rr	3
BMC rel	Branch if Interrupt Mask Clear	PC ← (PC) + 2 + rel ? I = 0	—	—	—	—	—	REL	2C	rr	3
BMI rel	Branch if Minus	PC ← (PC) + 2 + rel ? N = 1	—	—	—	—	—	REL	2B	rr	3
BMS rel	Branch if Interrupt Mask Set	PC ← (PC) + 2 + rel ? I = 1	—	—	—	—	—	REL	2D	rr	3
BNE rel	Branch if Not Equal	PC ← (PC) + 2 + rel ? Z = 0	—	—	—	—	—	REL	26	rr	3
BPL rel	Branch if Plus	PC ← (PC) + 2 + rel ? N = 0	—	—	—	—	—	REL	2A	rr	3
BRA rel	Branch Always	PC ← (PC) + 2 + rel ? 1 = 1	—	—	—	—	—	REL	20	rr	3
BRCLR n opr rel	Branch if Bit n Clear	PC ← (PC) + 2 + rel ? Mn = 0	—	—	—	—	†	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	01 03 05 07 09 0B 0D 0F	dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr	5 5 5 5 5 5 5 5
BRN rel	Branch Never	PC ← (PC) + 2 + rel ? 1 = 0	—	—	—	—	—	REL	21	rr	3
BRSET n opr rel	Branch if Bit n Set	PC ← (PC) + 2 + rel ? Mn = 1	—	—	—	—	†	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	00 02 04 06 08 0A 0C 0E	dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr	5 5 5 5 5 5 5 5
BSET n opr	Set Bit n	Mn ← 1	—	—	—	—	—	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	10 12 14 16 18 1A 1C 1E	dd dd dd dd dd dd dd dd	5 5 5 5 5 5 5 5
BSR rel	Branch to Subroutine	PC ← (PC) + 2; push (PCL) SP ← (SP) - 1; push (PCH) SP ← (SP) - 1 PC ← (PC) + rel	—	—	—	—	—	REL	AD	rr	6
CLC	Clear Carry Bit	C ← 0	—	—	—	—	0	INH	98		2
CLI	Clear Interrupt Mask	I ← 0	—	0	—	—	—	INH	9A		2

Table 12-6. Instruction Set Summary (Sheet 3 of 6)

Source Form	Operation	Description	Effect on CCR					Address Mode	Opcode	Operand	Cycles
			H	I	N	Z	C				
CLR <i>opr</i> CLRA CLR X CLR <i>opr</i> ,X CLR ,X	Clear Byte	M ← \$00 A ← \$00 X ← \$00 M ← \$00 M ← \$00	—	—	0	1	—	DIR INH INH IX1 IX	3F 4F 5F 6F 7F	dd ff	5 3 3 6 5
CMP # <i>opr</i> CMP <i>opr</i> CMP <i>opr</i> CMP <i>opr</i> ,X CMP <i>opr</i> ,X CMP ,X	Compare Accumulator with Memory Byte	(A) – (M)	—	—	†	†	†	IMM DIR EXT IX2 IX1 IX	A1 B1 C1 D1 E1 F1	ii dd hh ll ee ff ff	2 3 4 5 4 3
COM <i>opr</i> COMA COM X COM <i>opr</i> ,X COM ,X	Complement Byte (One's Complement)	M ← (\bar{M}) = \$FF – (M) A ← (\bar{A}) = \$FF – (A) X ← (\bar{X}) = \$FF – (X) M ← (\bar{M}) = \$FF – (M) M ← (\bar{M}) = \$FF – (M)	—	—	†	†	1	DIR INH INH IX1 IX	33 43 53 63 73	dd ff	5 3 3 6 5
CPX # <i>opr</i> CPX <i>opr</i> CPX <i>opr</i> CPX <i>opr</i> ,X CPX <i>opr</i> ,X CPX ,X	Compare Index Register with Memory Byte	(X) – (M)	—	—	†	†	†	IMM DIR EXT IX2 IX1 IX	A3 B3 C3 D3 E3 F3	ii dd hh ll ee ff ff	2 3 4 5 4 3
DEC <i>opr</i> DECA DEC X DEC <i>opr</i> ,X DEC ,X	Decrement Byte	M ← (M) – 1 A ← (A) – 1 X ← (X) – 1 M ← (M) – 1 M ← (M) – 1	—	—	†	†	—	DIR INH INH IX1 IX	3A 4A 5A 6A 7A	dd ff	5 3 3 6 5
EOR # <i>opr</i> EOR <i>opr</i> EOR <i>opr</i> EOR <i>opr</i> ,X EOR <i>opr</i> ,X EOR ,X	EXCLUSIVE OR Accumulator with Memory Byte	A ← (A) ⊕ (M)	—	—	†	†	—	IMM DIR EXT IX2 IX1 IX	A8 B8 C8 D8 E8 F8	ii dd hh ll ee ff ff	2 3 4 5 4 3
INC <i>opr</i> INCA INC X INC <i>opr</i> ,X INC ,X	Increment Byte	M ← (M) + 1 A ← (A) + 1 X ← (X) + 1 M ← (M) + 1 M ← (M) + 1	—	—	†	†	—	DIR INH INH IX1 IX	3C 4C 5C 6C 7C	dd ff	5 3 3 6 5
JMP <i>opr</i> JMP <i>opr</i> JMP <i>opr</i> ,X JMP <i>opr</i> ,X JMP ,X	Unconditional Jump	PC ← Jump Address	—	—	—	—	—	DIR EXT IX2 IX1 IX	BC CC DC EC FC	dd hh ll ee ff ff	2 3 4 3 2
JSR <i>opr</i> JSR <i>opr</i> JSR <i>opr</i> ,X JSR <i>opr</i> ,X JSR ,X	Jump to Subroutine	PC ← (PC) + n (n = 1, 2, or 3) Push (PCL); SP ← (SP) – 1 Push (PCH); SP ← (SP) – 1 PC ← Effective Address	—	—	—	—	—	DIR EXT IX2 IX1 IX	BD CD DD ED FD	dd hh ll ee ff ff	5 6 7 6 5

Table 12-6. Instruction Set Summary (Sheet 4 of 6)





Source Form	Operation	Description	Effect on CCR					Address Mode	Opcode	Operand	Cycles
			H	I	N	Z	C				
LDA #opr LDA opr LDA opr LDA opr,X LDA opr,X LDA ,X	Load Accumulator with Memory Byte	$A \leftarrow (M)$	—	—	†	†	—	IMM DIR EXT IX2 IX1 IX	A6 B6 C6 D6 E6 F6	ii dd hh ll ee ff ff	2 3 4 5 4 3
LDX #opr LDX opr LDX opr LDX opr,X LDX opr,X LDX ,X	Load Index Register with Memory Byte	$X \leftarrow (M)$	—	—	†	†	—	IMM DIR EXT IX2 IX1 IX	AE BE CE DE EE FE	ii dd hh ll ee ff ff	2 3 4 5 4 3
LSL opr LSLA LSLX LSL opr,X LSL ,X	Logical Shift Left (Same as ASL)		—	—	†	†	†	DIR INH INH IX1 IX	38 48 58 68 78	dd ff	5 3 3 6 5
LSR opr LSRA LSRX LSR opr,X LSR ,X	Logical Shift Right		—	—	0	†	†	DIR INH INH IX1 IX	34 44 54 64 74	dd ff	5 3 3 6 5
MUL	Unsigned Multiply	$X : A \leftarrow (X) \times (A)$	0	—	—	—	0	INH	42		1 1
NEG opr NEGA NEGX NEG opr,X NEG ,X	Negate Byte (Two's Complement)	$M \leftarrow -(M) = \$00 - (M)$ $A \leftarrow -(A) = \$00 - (A)$ $X \leftarrow -(X) = \$00 - (X)$ $M \leftarrow -(M) = \$00 - (M)$ $M \leftarrow -(M) = \$00 - (M)$	—	—	†	†	†	DIR INH INH IX1 IX	30 40 50 60 70	dd ff	5 3 3 6 5
NOP	No Operation		—	—	—	—	—	INH	9D		2
ORA #opr ORA opr ORA opr ORA opr,X ORA opr,X ORA ,X	Logical OR Accumulator with Memory	$A \leftarrow (A) \vee (M)$	—	—	†	†	—	IMM DIR EXT IX2 IX1 IX	AA BA CA DA EA FA	ii dd hh ll ee ff ff	2 3 4 5 4 3
ROL opr ROLA ROLX ROL opr,X ROL ,X	Rotate Byte Left through Carry Bit		—	—	†	†	†	DIR INH INH IX1 IX	39 49 59 69 79	dd ff	5 3 3 6 5
ROR opr RORA RORX ROR opr,X ROR ,X	Rotate Byte Right through Carry Bit		—	—	†	†	†	DIR INH INH IX1 IX	36 46 56 66 76	dd ff	5 3 3 6 5
RSP	Reset Stack Pointer	$SP \leftarrow \$00FF$	—	—	—	—	—	INH	9C		2

Table 12-6. Instruction Set Summary (Sheet 5 of 6)

Source Form	Operation	Description	Effect on CCR					Address Mode	Opcode	Operand	Cycles
			H	I	N	Z	C				
RTI	Return from Interrupt	SP ← (SP) + 1; Pull (CCR) SP ← (SP) + 1; Pull (A) SP ← (SP) + 1; Pull (X) SP ← (SP) + 1; Pull (PCH) SP ← (SP) + 1; Pull (PCL)	†	†	†	†	†	INH	80		9
RTS	Return from Subroutine	SP ← (SP) + 1; Pull (PCH) SP ← (SP) + 1; Pull (PCL)	—	—	—	—	—	INH	81		6
SBC #opr SBC opr SBC opr SBC opr,X SBC opr,X SBC ,X	Subtract Memory Byte and Carry Bit from Accumulator	A ← (A) – (M) – (C)	—	—	†	†	†	IMM DIR EXT IX2 IX1 IX	A2 B2 C2 D2 E2 F2	ii dd hh ll ee ff ff	2 3 4 5 4 3
SEC	Set Carry Bit	C ← 1	—	—	—	—	1	INH	99		2
SEI	Set Interrupt Mask	I ← 1	—	1	—	—	—	INH	9B		2
STA opr STA opr STA opr,X STA opr,X STA ,X	Store Accumulator in Memory	M ← (A)	—	—	†	†	—	DIR EXT IX2 IX1 IX	B7 C7 D7 E7 F7	dd hh ll ee ff ff	4 5 6 5 4
STOP	Stop Oscillator and Enable IRQ Pin		—	0	—	—	—	INH	8E		2
STX opr STX opr STX opr,X STX opr,X STX ,X	Store Index Register In Memory	M ← (X)	—	—	†	†	—	DIR EXT IX2 IX1 IX	BF CF DF EF FF	dd hh ll ee ff ff	4 5 6 5 4
SUB #opr SUB opr SUB opr SUB opr,X SUB opr,X SUB ,X	Subtract Memory Byte from Accumulator	A ← (A) – (M)	—	—	†	†	†	IMM DIR EXT IX2 IX1 IX	A0 B0 C0 D0 E0 F0	ii dd hh ll ee ff ff	2 3 4 5 4 3
SWI	Software Interrupt	PC ← (PC) + 1; Push (PCL) SP ← (SP) – 1; Push (PCH) SP ← (SP) – 1; Push (X) SP ← (SP) – 1; Push (A) SP ← (SP) – 1; Push (CCR) SP ← (SP) – 1; I ← 1 PCH ← Interrupt Vector High Byte PCL ← Interrupt Vector Low Byte	—	1	—	—	—	INH	83		1 0
TAX	Transfer Accumulator to Index Register	X ← (A)	—	—	—	—	—	INH	97		2
TST opr TSTA TSTX TST opr,X TST ,X	Test Memory Byte for Negative or Zero	(M) – \$00	—	—	†	†	—	DIR INH INH IX1 IX	3D 4D 5D 6D 7D	dd ff	4 3 3 5 4

Table 12-6. Instruction Set Summary (Sheet 6 of 6)

Source Form	Operation	Description	Effect on CCR					Address Mode	Opcode	Operand	Cycles
			H	I	N	Z	C				
TXA	Transfer Index Register to Accumulator	$A \leftarrow (X)$	—	—	—	—	—	INH	9F		2
WAIT	Stop CPU Clock and Enable Interrupts		—	0	—	—	—	INH	8F		2

- | | | | |
|----------|---|------------|--------------------------------------|
| A | Accumulator | <i>opr</i> | Operand (one or two bytes) |
| C | Carry/borrow flag | PC | Program counter |
| CCR | Condition code register | PCH | Program counter high byte |
| dd | Direct address of operand | PCL | Program counter low byte |
| dd rr | Direct address of operand and relative offset of branch instruction | REL | Relative addressing mode |
| DIR | Direct addressing mode | <i>rel</i> | Relative program counter offset byte |
| ee ff | High and low bytes of offset in indexed, 16-bit offset addressing | rr | Relative program counter offset byte |
| EXT | Extended addressing mode | SP | Stack pointer |
| ff | Offset byte in indexed, 8-bit offset addressing | X | Index register |
| H | Half-carry flag | Z | Zero flag |
| hh ll | High and low bytes of operand address in extended addressing | # | Immediate value |
| I | Interrupt mask | ^ | Logical AND |
| ii | Immediate operand byte | ∨ | Logical OR |
| IMM | Immediate addressing mode | ⊕ | Logical EXCLUSIVE OR |
| INH | Inherent addressing mode | () | Contents of |
| IX | Indexed, no offset addressing mode | -() | Negation (two's complement) |
| IX1 | Indexed, 8-bit offset addressing mode | ← | Loaded with |
| IX2 | Indexed, 16-bit offset addressing mode | ? | If |
| M | Memory location | : | Concatenated with |
| N | Negative flag | ‡ | Set or cleared |
| <i>n</i> | Any bit | — | Not affected |

12.5 Opcode Map

See [Table 12-7](#).

Table 12-7. Opcode Map

MSB LSB	Bit Manipulation		Branch	Read-Modify-Write					Control		Register/Memory						MSB LSB
	DIR	DIR	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
0	BRSET0 ⁵ _{DIR2}	BSET0 ⁵ _{DIR2}	BRA ³ _{REL2}	NEG ⁵ _{DIR1}	NEGA ³ _{INH1}	NEGX ³ _{INH2}	NEG ⁶ _{IX11}	NEG ⁵ _{IX1}	RTI ⁹ _{INH}		SUB ² _{IMM2}	SUB ³ _{DIR3}	SUB ⁴ _{EXT3}	SUB ⁵ _{IX22}	SUB ⁴ _{IX11}	SUB ³ _{IX}	0
1	BRCLR0 ⁵ _{DIR2}	BCLR0 ⁵ _{DIR2}	BRN ³ _{REL}						RTS ⁶ _{INH1}		CMP ² _{IMM2}	CMP ³ _{DIR3}	CMP ⁴ _{EXT3}	CMP ⁵ _{IX22}	CMP ⁴ _{IX11}	CMP ³ _{IX}	1
2	BRSET1 ⁵ _{DIR2}	BSET1 ⁵ _{DIR2}	BHI ³ _{REL}		MUL ¹¹ _{INH1}						SBC ² _{IMM2}	SBC ³ _{DIR3}	SBC ⁴ _{EXT3}	SBC ⁵ _{IX22}	SBC ⁴ _{IX11}	SBC ³ _{IX}	2
3	BRCLR1 ⁵ _{DIR2}	BCLR1 ⁵ _{DIR2}	BLS ³ _{REL2}	COM ⁵ _{DIR1}	COMA ³ _{INH1}	COMX ³ _{INH2}	COM ⁶ _{IX11}	COM ⁵ _{IX1}	SWI ¹⁰ _{INH}		CPX ² _{IMM2}	CPX ³ _{DIR3}	CPX ⁴ _{EXT3}	CPX ⁵ _{IX22}	CPX ⁴ _{IX11}	CPX ³ _{IX}	3
4	BRSET2 ⁵ _{DIR2}	BSET2 ⁵ _{DIR2}	BCC ³ _{REL2}	LSR ⁵ _{DIR1}	LSRA ³ _{INH1}	LSRX ³ _{INH2}	LSR ⁶ _{IX11}	LSR ⁵ _{IX}			AND ² _{IMM2}	AND ³ _{DIR3}	AND ⁴ _{EXT3}	AND ⁵ _{IX22}	AND ⁴ _{IX11}	AND ³ _{IX}	4
5	BRCLR2 ⁵ _{DIR2}	BCLR2 ⁵ _{DIR2}	BCS/BLO ³ _{REL}								BIT ² _{IMM2}	BIT ³ _{DIR3}	BIT ⁴ _{EXT3}	BIT ⁵ _{IX22}	BIT ⁴ _{IX11}	BIT ³ _{IX}	5
6	BRSET3 ⁵ _{DIR2}	BSET3 ⁵ _{DIR2}	BNE ³ _{REL2}	ROR ⁵ _{DIR1}	RORA ³ _{INH1}	RORX ³ _{INH2}	ROR ⁶ _{IX11}	ROR ⁵ _{IX}			LDA ² _{IMM2}	LDA ³ _{DIR3}	LDA ⁴ _{EXT3}	LDA ⁵ _{IX22}	LDA ⁴ _{IX11}	LDA ³ _{IX}	6
7	BRCLR3 ⁵ _{DIR2}	BCLR3 ⁵ _{DIR2}	BEQ ³ _{REL2}	ASR ⁵ _{DIR1}	ASRA ³ _{INH1}	ASRX ³ _{INH2}	ASR ⁶ _{IX11}	ASR ⁵ _{IX}		TAX ² _{INH1}		STA ⁴ _{DIR3}	STA ⁵ _{EXT3}	STA ⁶ _{IX22}	STA ⁵ _{IX11}	STA ⁴ _{IX}	7
8	BRSET4 ⁵ _{DIR2}	BSET4 ⁵ _{DIR2}	BHCC ³ _{REL2}	ASL/LSL ⁵ _{DIR1}	ASLA/LSLA ³ _{INH1}	ASLX/LSLX ³ _{INH2}	ASL/LSL ⁶ _{IX11}	ASL/LSL ⁵ _{IX}		CLC ² _{INH1}	EOR ² _{IMM2}	EOR ³ _{DIR3}	EOR ⁴ _{EXT3}	EOR ⁵ _{IX22}	EOR ⁴ _{IX11}	EOR ³ _{IX}	8
9	BRCLR4 ⁵ _{DIR2}	BCLR4 ⁵ _{DIR2}	BHCS ³ _{REL2}	ROL ⁵ _{DIR1}	ROLA ³ _{INH1}	ROLX ³ _{INH2}	ROL ⁶ _{IX11}	ROL ⁵ _{IX}		SEC ² _{INH1}	ADC ² _{IMM2}	ADC ³ _{DIR3}	ADC ⁴ _{EXT3}	ADC ⁵ _{IX22}	ADC ⁴ _{IX11}	ADC ³ _{IX}	9
A	BRSET5 ⁵ _{DIR2}	BSET5 ⁵ _{DIR2}	BPL ³ _{REL2}	DEC ⁵ _{DIR1}	DECA ³ _{INH1}	DECX ³ _{INH2}	DEC ⁶ _{IX11}	DEC ⁵ _{IX}		CLI ² _{INH1}	ORA ² _{IMM2}	ORA ³ _{DIR3}	ORA ⁴ _{EXT3}	ORA ⁵ _{IX22}	ORA ⁴ _{IX11}	ORA ³ _{IX}	A
B	BRCLR5 ⁵ _{DIR2}	BCLR5 ⁵ _{DIR2}	BMI ³ _{REL}							SEI ² _{INH1}	ADD ² _{IMM2}	ADD ³ _{DIR3}	ADD ⁴ _{EXT3}	ADD ⁵ _{IX22}	ADD ⁴ _{IX11}	ADD ³ _{IX}	B
C	BRSET6 ⁵ _{DIR2}	BSET6 ⁵ _{DIR2}	BMC ³ _{REL2}	INC ⁵ _{DIR1}	INCA ³ _{INH1}	INCX ³ _{INH2}	INC ⁶ _{IX11}	INC ⁵ _{IX}		RSP ² _{INH1}		JMP ² _{DIR3}	JMP ³ _{EXT3}	JMP ⁴ _{IX22}	JMP ³ _{IX11}	JMP ² _{IX}	C
D	BRCLR6 ⁵ _{DIR2}	BCLR6 ⁵ _{DIR2}	BMS ³ _{REL2}	TST ⁴ _{DIR1}	TSTA ³ _{INH1}	TSTX ³ _{INH2}	TST ⁵ _{IX11}	TST ⁴ _{IX}		NOP ² _{INH1}	BSR ⁶ _{REL2}	JSR ⁵ _{DIR3}	JSR ⁶ _{EXT3}	JSR ⁷ _{IX22}	JSR ⁶ _{IX11}	JSR ⁵ _{IX}	D
E	BRSET7 ⁵ _{DIR2}	BSET7 ⁵ _{DIR2}	BIL ³ _{REL}						STOP ² _{INH1}		LDX ² _{IMM2}	LDX ³ _{DIR3}	LDX ⁴ _{EXT3}	LDX ⁵ _{IX22}	LDX ⁴ _{IX11}	LDX ³ _{IX}	E
F	BRCLR7 ⁵ _{DIR2}	BCLR7 ⁵ _{DIR2}	BIH ³ _{REL2}	CLR ⁵ _{DIR1}	CLRA ³ _{INH1}	CLR ³ _{INH2}	CLR ⁶ _{IX11}	CLR ⁵ _{IX1}	WAIT ² _{INH1}	TXA ² _{INH}		STX ⁴ _{DIR3}	STX ⁵ _{EXT3}	STX ⁶ _{IX22}	STX ⁵ _{IX11}	STX ⁴ _{IX}	F

INH = Inherent
 IMM = Immediate
 DIR = Direct
 EXT = Extended
 REL = Relative
 IX = Indexed, No Offset
 IX1 = Indexed, 8-Bit Offset
 IX2 = Indexed, 16-Bit Offset

LSB of Opcode in Hexadecimal

MSB LSB	0
0	BRSET0 ⁵ _{DIR3}

MSB of Opcode in Hexadecimal

Number of Cycles
 Opcode Mnemonic
 Number of Bytes/Addressing Mode

Chapter 13

Electrical Specifications

13.1 Introduction

This section contains the electrical and timing specifications.

13.2 Maximum Ratings

Maximum ratings are the extreme limits to which the microcontroller unit (MCU) can be exposed without permanently damaging it.

The MCU contains circuitry to protect the inputs against damage from high static voltages; however, do not apply voltages higher than those shown in the table below. Keep V_{In} and V_{Out} within the range $V_{SS} \leq (V_{In} \text{ or } V_{Out}) \leq V_{DD}$. Connect unused inputs to the appropriate voltage level, either V_{SS} or V_{DD} .

Rating	Symbol	Value	Unit
Supply voltage	V_{DD}	-0.3 to +7.0	V
Current drain per pin excluding V_{DD} and V_{SS}	I	25	mA
\overline{IRQ} pin only	V_{In}	$V_{SS} - 0.3$ to $2 \times V_{DD} + 0.3$	V
Storage temperature range	T_{stg}	-65 to +150	°C

NOTE

This device is not guaranteed to operate properly at the maximum ratings. Refer to [13.6 5.0-V DC Electrical Characteristics](#) and [13.7 3.3-V DC Electrical Characteristics](#) for guaranteed operating conditions.

13.3 Operating Temperature Range

Characteristic	Symbol	Value	Unit
Operating temperature range ⁽¹⁾ MC68HC05C8AP, FN, B, FB MC68HSC05C8CP, CFN, CB, CFB MC68HC05C8AVP, VN, VB, VFB MC68HC05C8AMP, MFN, MB, MFB	T_A	T_L to T_H 0 to +70 -40 to +85 -40 to +105 -40 to +125	°C

1. P = Plastic dual in-line package (PDIP)
FN = Plastic-leaded chip carrier (PLCC)
B = Shrink dual in-line-package (SDIP)
FB = Quad flat pack (QFP)

13.4 Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance			
Plastic dual in-line package	θ_{JA}	60	°C/W
Plastic leaded chip carrier (PLCC)		70	
Quad flat pack (QFP0)		95	
Plastic shrink DIP (SDIP)		60	

13.5 Power Considerations

The average chip-junction temperature, T_J , in °C, can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA}) \tag{1}$$

where:

T_A = Ambient temperature, °C

θ_{JA} = Package thermal resistance, junction to ambient, °C/W.

$P_D = P_{INT} + P_{I/O}$

$P_{INT} = I_{DD} \times V_{DD}$ watts (chip internal power)

$P_{I/O}$ = Power dissipation on input and output pins (user-determined)

For most applications $P_{I/O} \ll P_{INT}$ and can be neglected.

Following is an approximate relationship between P_D and T_J (neglecting $P_{I/O}$):

$$P_D = K \div (T_J + 273 \text{ °C}) \tag{2}$$

Solving equations (1) and (2) for K gives:

$$K = P_D \times (T_A + 273 \text{ °C}) + \theta_{JA} \times (P_D)^2 \tag{3}$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .




Figure 13-1. Test Load

13.6 5.0-V DC Electrical Characteristics

Characteristic ⁽¹⁾	Symbol	Min	Typ ⁽²⁾	Max	Unit
Output voltage $I_{Load} = 10.0 \mu A$ $I_{Load} = -10.0 \mu A$	V_{OL} V_{OH}	— $V_{DD}-0.1$	— —	0.1 —	V
Output high voltage ($I_{Load} = -0.8 \text{ mA}$) PA7–PA0, PB7–PB0, PC6–PC0, TCMP ($I_{Load} = -1.6 \text{ mA}$) PD4–PD1 ($I_{Load} = -5.0 \text{ mA}$) PC7	V_{OH}	$V_{DD}-0.8$ $V_{DD}-0.8$ $V_{DD}-0.8$	— — —	— — —	V
Output low voltage ($I_{Load} = 1.6 \text{ mA}$) PA7–PA0, PB7–PB0, PC6–PC0, PD4–PD1, TCMP ($I_{Load} = 10 \text{ mA}$) PC7	V_{OL}	— —	— —	0.4 0.4	V
Input high voltage PA7–PA0, PB7–PB0, PC7–PC0, PD7, PD5–PD0, TCAP, \overline{IRQ} , \overline{RESET} , OSC1	V_{IH}	$0.7 \times V_{DD}$	—	V_{DD}	V
Input low voltage PA7–PA0, PB7–PB0, PC7–PC0, PD7, PD5–PD0, TCAP, \overline{IRQ} , \overline{RESET} , OSC1	V_{IL}	V_{SS}	—	$0.2 \times V_{DD}$	V
Supply current (4.5–5.5 Vdc @ $f_{Bus} = 2.1 \text{ MHz}$) Run ⁽³⁾ Wait ⁽⁴⁾ Stop ⁽⁵⁾ 25°C 0°C to 70°C (standard) –40°C to +125°C (standard)	I_{DD}	— — — — —	3.50 1.00 1 — —	5.25 3.25 20 40 50	mA mA μA μA μA
I/O ports hi-z leakage current PA7–PA0, PB7–PB0 (without pullup) PC7–PC0, PD7, PD5–PD0	I_{OZ}	—	—	± 10	μA
Input current \overline{RESET} , \overline{IRQ} , OSC1, TCAP, PD7, PD5–PD0	I_{In}	—	—	± 1	μA
Input pullup current ⁽⁶⁾ PB7–PB0 (with pullup)	I_{In}	175	385	750	μA
Capacitance Ports (as input or output) \overline{RESET} , \overline{IRQ} , OSC1, TCAP, PD7, PD5, PD0	C_{Out} C_{In}	— —	— —	12 8	pF

- $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, unless otherwise noted.
- Typical values reflect measurements taken on average processed devices at the midpoint of voltage range, 25°C only.
- Run (operating) I_{DD} measured using external square wave clock source; all I/O pins configured as inputs, Port B = V_{DD} , all other inputs $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2 \text{ V}$; no DC loads; less than 50 pF on all outputs; $C_L = 20 \text{ pF}$ on OSC2.
- Wait I_{DD} measured using external square wave clock source; all I/O pins configured as inputs, Port B = V_{DD} , all other inputs $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2 \text{ V}$; no DC loads; less than 50 pF on all outputs; $C_L = 20 \text{ pF}$ on OSC2. Wait I_{DD} is affected linearly by the OSC2 capacitance.
- Stop I_{DD} measured with OSC1 = 0.2 V; all I/O pins configured as inputs, Port B = V_{DD} , all other inputs $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2 \text{ V}$.
- Input pullup current measured with $V_{IL} = 0.2 \text{ V}$.

13.7 3.3-V DC Electrical Characteristics

Characteristic ⁽¹⁾	Symbol	Min	Typ ⁽²⁾	Max	Unit
Output voltage $I_{Load} = 10.0 \mu A$ $I_{Load} = -10.0 \mu A$	V_{OL} V_{OH}	— $V_{DD}-0.1$	— —	0.1 —	V
Output high voltage ($I_{Load} = -0.2 \text{ mA}$) PA7–PA0, PB7–PB0, PC6–PC0, TCMP ($I_{Load} = -0.4 \text{ mA}$) PD4–PD1 ($I_{Load} = -1.5 \text{ mA}$) PC7	V_{OH}	$V_{DD}-0.3$ $V_{DD}-0.3$ $V_{DD}-0.3$	— — —	— — —	V
Output low voltage ($I_{Load} = 0.4 \text{ mA}$) PA7–PA0, PB7–PB0, PC6–PC0, PD4–PD1, TCMP ($I_{Load} = 6 \text{ mA}$) PC7	V_{OL}	— —	— —	0.3 0.3	V
Input high voltage PA7–PA0, PB7–PB0, PC7–PC0, PD7, PD5–PD0, TCAP, \overline{IRQ} , \overline{RESET} , OSC1	V_{IH}	$0.7 \times V_{DD}$	—	V_{DD}	V
Input low voltage PA7–PA0, PB7–PB0, PC7–PC0, PD7, PD5–PD0, TCAP, \overline{IRQ} , \overline{RESET} , OSC1	V_{IL}	V_{SS}	—	$0.2 \times V_{DD}$	V
Supply current (3.0–3.6 Vdc @ $f_{Bus} = 1.0 \text{ MHz}$) Run ⁽³⁾ Wait ⁽⁴⁾ Stop ⁽⁵⁾ 25°C 0°C to +70°C (standard) –40°C to +125°C (standard)	I_{DD}	— — — — —	1.00 500 1 — —	1.60 900 8 16 20	mA μA μA μA μA
I/O ports hi-z leakage current PA7–PA0, PB7–PB0 (without pullup) PC7–PC0, PD7, PD5–PD0	I_{OZ}	—	—	± 10	μA
Input current \overline{RESET} , \overline{IRQ} , OSC1, TCAP, PD7, PD5, PD0	I_{In}	—	—	± 1	μA
Input pullup current ⁽⁶⁾ PB7–PB0 (with pullup)	I_{In}	75	175	350	μA
Capacitance Ports (as input or output) \overline{RESET} , \overline{IRQ} , OSC1, TCAP, PD7, PD5, PD0	C_{Out} C_{In}	— —	— —	12 8	pF

- $V_{DD} = 3.3 \text{ Vdc} \pm 0.3 \text{ Vdc}$, $V_{SS} = 0 \text{ Vdc}$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, unless otherwise noted.
- Typical values reflect measurements taken on average processed devices at the midpoint of voltage range, 25°C only.
- Run (operating) I_{DD} measured using external square wave clock source; all I/O pins configured as inputs, Port B = V_{DD} , all other inputs $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2 \text{ V}$; no DC loads; less than 50 pF on all outputs; $C_L = 20 \text{ pF}$ on OSC2.
- Wait I_{DD} measured using external square wave clock source; all I/O pins configured as inputs, Port B = V_{DD} , all other inputs $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2 \text{ V}$; no DC loads; less than 50 pF on all outputs; $C_L = 20 \text{ pF}$ on OSC2. Wait I_{DD} is affected linearly by the OSC2 capacitance.
- Stop I_{DD} measured with OSC1 = 0.2 V; all I/O pins configured as inputs, Port B = V_{DD} , all other inputs $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2 \text{ V}$.
- Input pullup current measured with $V_{IL} = 0.2 \text{ V}$.




Figure 13-2. Maximum Supply Current versus Internal Clock Frequency, $V_{DD} = 5.5\text{ V}$




Figure 13-3. Maximum Supply Current versus Internal Clock Frequency, $V_{DD} = 3.6\text{ V}$

13.8 5.0-V Control Timing

Characteristic ⁽¹⁾	Symbol	Min	Max	Unit
Oscillator frequency Crystal External clock	f_{OSC}	— dc	4.2 4.2	MHz
Internal operating frequency Crystal External clock	f_{OP}	— dc	2.1 2.1	MHz
Internal clock cycle time	t_{CYC}	480	—	ns
Crystal oscillator startup time	t_{OXOV}	—	100	ms
Stop recovery startup time (crystal oscillator)	t_{ILCH}	—	100	ms
RESET pulse width	t_{RL}	1.5	—	t_{CYC}
Timer Resolution ⁽²⁾ Input capture pulse width Input capture pulse period	t_{RESL} t_{TH}, t_{TL} t_{TLTL}	4.0 125 Note ⁽³⁾	— — —	t_{CYC} ns t_{CYC}
Interrupt pulse width low (edge-triggered)	t_{ILIH}	125	—	ns
Interrupt pulse period	t_{ILIL}	Note ⁽⁴⁾	—	t_{CYC}
OSC1 pulse width	t_{OH}, t_{OL}	90	—	ns

1. $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, unless otherwise noted.

2. Because a 2-bit prescaler in the timer must count four internal cycles (t_{CYC}), this is the limiting minimum factor in determining the timer resolution.

3. The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus $24 t_{CYC}$.

4. The minimum t_{ILIL} should not be less than the number of cycle times it takes to execute the interrupt service routine plus $19 t_{CYC}$.

13.9 3.3-V Control Timing

Characteristic ⁽¹⁾	Symbol	Min	Max	Unit
Oscillator frequency Crystal External clock	f_{OSC}	— dc	2.0 2.0	MHz
Internal operating frequency Crystal External clock	f_{OP}	— dc	1.00 1.00	MHz
Internal clock cycle time	t_{CYC}	1000	—	ns
Crystal oscillator startup time	t_{OXOV}		100	ms
Stop recovery startup time (crystal oscillator)	t_{ILCH}		100	ms
RESET pulse width	t_{RL}	1.5	—	t_{CYC}
Timer Resolution ⁽²⁾ Input capture pulse width Input capture pulse period	t_{RESL} t_{TH}, t_{TL} t_{TLTL}	4.0 250 Note ⁽³⁾	— — —	t_{CYC} ns t_{CYC}
Interrupt pulse width low (edge-triggered)	t_{ILIL}	250	—	ns
Interrupt pulse period	t_{LIL}	Note ⁽⁴⁾	—	t_{CYC}
OSC1 pulse width	t_{oh}, t_{ol}	200	—	ns

- $V_{DD} = 3.3 \text{ Vdc} \pm 0.3 \text{ Vdc}$, $V_{SS} = 0 \text{ Vdc}$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, unless otherwise noted.
- Because a 2-bit prescaler in the timer must count four internal cycles (t_{CYC}), this is the limiting minimum factor in determining the timer resolution.
- The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus $24 t_{CYC}$.
- The minimum t_{LIL} should not be less than the number of cycle times it takes to execute the interrupt service routine plus $19 t_{CYC}$.






Figure 13-4. TCAP Timing Relationships

Electrical Specifications




- a. Edge-Sensitive Trigger Condition.** The minimum pulse width (t_{LIH}) is either 125 ns ($f_{\text{OP}} = 2.1$ MHz) or 250 ns ($f_{\text{OP}} = 1$ MHz). The period t_{LIL} should not be less than the number of t_{CYC} cycles it takes to execute the interrupt service routine plus 19 t_{CYC} cycles.



- b. Level-Sensitive Trigger Condition.** If after servicing an interrupt the $\overline{\text{IRQ}}$ remains low, the next interrupt is recognized.

Figure 13-5. External Interrupt Timing



Notes:

1. Internal clock, internal address bus, and internal data bus are not available externally.
2. The next rising edge of the internal clock after the rising edge of RESET initiates the reset sequence.

Figure 13-6. External Reset Timing





Figure 13-7. STOP Recovery Timing Diagram



- NOTES:
1. Power-on reset threshold is typically between 1 V and 2 V.
 2. OSC1 line is meant to represent time only, not frequency.
 3. Internal clock, internal address bus, and internal data bus are not available externally.

Figure 13-8. Power-On Reset Timing Diagram

13.10 5.0-V Serial Peripheral Interface Timing

Num	Characteristic ⁽¹⁾	Symbol	Min	Max	Unit
	Operating frequency Master Slave	$f_{OP(M)}$ $f_{OP(S)}$	dc dc	0.5 2.1	f_{OP} MHz
1	Cycle time Master Slave	$t_{CYC(M)}$ $t_{CYC(S)}$	2.0 480	— —	t_{CYC} ns
2	Enable lead time Master Slave	$t_{Lead(M)}$ $t_{Lead(S)}$	(2) 240	— —	ns
3	Enable lag time Master Slave	$t_{Lag(M)}$ $t_{Lag(S)}$	(2) 720	— —	ns
4	Clock (SCK) high time Master Slave	$t_{W(SCKH)M}$ $t_{W(SCKH)S}$	340 190	— —	ns
5	Clock (SCK) low time Master Slave	$t_{W(SCKL)M}$ $t_{W(SCKL)S}$	340 190	— —	ns
6	Data setup time (inputs) Master Slave	$t_{SU(M)}$ $t_{SU(S)}$	100 100	— —	ns
7	Data hold time (inputs) Master Slave	$t_{H(M)}$ $t_{H(S)}$	100 100	— —	ns
8	Slave access time (time-to-data active from high-impedance state)	t_A	0	120	ns
9	Slave disable time (hold time to high-impedance state)	t_{DIS}	—	240	ns
10	Data valid Master (before capture edge) Slave (after enable edge) ⁽³⁾	$t_{V(M)}$ $t_{V(S)}$	0.25 —	— 240	$t_{CYC(M)}$ ns
11	Data hold time (outputs) Master (after capture edge) Slave (after enable edge)	$t_{HO(M)}$ $t_{HO(S)}$	0.25 0	— —	$t_{CYC(M)}$ ns
12	Rise time (20% V_{DD} to 70% V_{DD} , $C_L = 200$ pF) SPI outputs (SCK, MOSI, and MISO) SPI inputs (SCK, MOSI, MISO, and \overline{SS})	t_{RM} t_{RS}	— —	100 2.0	ns μ s
13	Fall time (70% V_{DD} to 20% V_{DD} , $C_L = 200$ pF) SPI outputs (SCK, MOSI, and MISO) SPI inputs (SCK, MOSI, MISO, and \overline{SS})	t_{FM} t_{FS}	— —	100 2.0	ns μ s

1. $V_{DD} = 5.0$ Vdc $\pm 10\%$; $V_{SS} = 0$ Vdc, $T_A = T_L$ to T_H . Refer to [Figure 13-9](#) and [Figure 13-10](#) for timing diagrams.

2. Signal production depends on software.

3. Assumes 200 pF load on all SPI pins

13.11 3.3-V Serial Peripheral Interface Timing


Num	Characteristic ⁽¹⁾	Symbol	Min	Max	Unit
	Operating frequency Master Slave	$f_{OP(M)}$ $f_{OP(S)}$	dc dc	0.5 1.0	f_{OP} MHz
1	Cycle time Master Slave	$t_{CYC(M)}$ $t_{CYC(S)}$	2.0 1.0	— —	t_{CYC} μ s
2	Enable lead time Master Slave	$t_{Lead(M)}$ $t_{Lead(S)}$	(2) 500	— —	ns
3	Enable lag time Master Slave	$t_{Lag(M)}$ $t_{Lag(S)}$	(2) 1.5	— —	ns μ s
4	Clock (SCK) high time Master Slave	$t_{W(SCKH)M}$ $t_{W(SCKH)S}$	720 400	— —	ns
5	Clock (SCK) low time Master Slave	$t_{W(SCKL)M}$ $t_{W(SCKL)S}$	720 400	— —	ns
6	Data setup time (inputs) Master Slave	$t_{SU(M)}$ $t_{SU(S)}$	200 200	— —	ns
7	Data hold time (inputs) Master Slave	$t_{H(M)}$ $t_{H(S)}$	200 200	— —	ns
8	Slave access time (time to data active from high-impedance state)	t_A	0	250	ns
9	Slave disable time (hold time to high-impedance state)	t_{DIS}	—	500	ns
10	Data valid Master (before capture edge) Slave (after enable edge) ⁽³⁾	$t_{V(M)}$ $t_{V(S)}$	0.25 —	— 500	$t_{CYC(M)}$ ns
11	Data hold time (outputs) Master (after capture edge) Slave (after enable edge)	$t_{HO(M)}$ $t_{HO(S)}$	0.25 0	— —	$t_{CYC(M)}$ ns
12	Rise time (20% V_{DD} to 70% V_{DD} , $C_L = 200$ pF) SPI outputs (SCK, MOSI, and MISO) SPI Inputs (SCK, MOSI, MISO, and \overline{SS})	t_{RM} t_{RS}	— —	200 2.0	ns μ s
13	Fall time (70% V_{DD} to 20% V_{DD} , $C_L = 200$ pF) SPI outputs (SCK, MOSI, and MISO) SPI inputs (SCK, MOSI, MISO, and \overline{SS})	t_{FM} t_{FS}	— —	200 2.0	ns μ s

1. $V_{DD} = 3.3$ Vdc \pm 0.3 Vdc; $V_{SS} = 0$ Vdc, $T_A = T_L$ to T_H . Refer to [Figure 13-9](#) and [Figure 13-10](#) for timing diagrams.

2. Signal production depends on software.


3. Assumes 200 pF load on all SPI pins

Electrical Specifications



Note: This first clock edge is generated internally, but is not seen at the SCK pin.


a) SPI Master Timing (CPHA = 0)



Note: This last clock edge is generated internally, but is not seen at the SCK pin.


b) SPI Master Timing (CPHA = 1)

Figure 13-9. SPI Master Timing Diagram



Note: Not defined but normally MSB of character just received.

a) SPI Slave Timing (CPHA = 0)



Note: Not defined but normally LSB of character previously transmitted.

b) SPI Slave Timing (CPHA = 1)

Figure 13-10. SPI Slave Timing Diagram

Chapter 14


Mechanical Specifications

14.1 Introduction

This section describes the dimensions of the:

- Dual in-line package (DIP)
- Plastic shrink dual in-line package (SDIP)
- Plastic leaded chip carrier (PLCC)
- Quad flat pack (QFP) MCU packages

14.2 40-Pin Plastic Dual In-Line (DIP) Package (Case 711-03)




NOTES:

1. POSITION TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 (0.010) AT MAXIMUM MATERIAL CONDITIONS, IN RELATION TO SEATING PLANE AND EACH OTHER.
2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	51.69	52.45	2.035	2.065
B	13.72	14.22	0.540	0.560
C	3.94	5.08	0.155	0.200
D	0.36	0.56	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
H	1.65	2.16	0.065	0.085
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	15.24 BSC		0.600 BSC	
M	0°	1°	0°	1°
N	0.51	1.02	0.020	0.040


14.3 42-Pin Plastic Shrink Dual In-Line (SDIP) Package (Case 858-01)



- NOTES:
1. DIMENSIONS AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
 4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH. MAXIMUM MOLD FLASH 0.25 (0.010).

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.435	1.465	36.45	37.21
B	0.540	0.560	13.72	14.22
C	0.155	0.200	3.94	5.08
D	0.014	0.022	0.36	0.56
F	0.032	0.046	0.81	1.17
G	0.070 BSC		1.778 BSC	
H	0.300 BSC		7.62 BSC	
J	0.008	0.015	0.20	0.38
K	0.115	0.135	2.92	3.43
L	0.600 BSC		15.24 BSC	
M	0° 15°		0° 15°	
N	0.020	0.040	0.51	1.02

14.4 44-Lead Plastic Leaded Chip Carrier (PLCC) (Case 777-02)




NOTES:

- DATUMS -L-, -M-, AND -N- ARE DETERMINED WHERE TOP OF LEAD SHOULDERS EXITS PLASTIC BODY AT MOLD PARTING LINE.
- DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE.
- DIMENSION R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.25) PER SIDE.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
- THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF THE MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
- DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940102). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.685	0.695	17.40	17.65
B	0.685	0.695	17.40	17.65
C	0.165	0.180	4.20	4.57
E	0.090	0.110	2.29	2.79
F	0.013	0.019	0.33	0.48
G	0.050 BSC		1.27 BSC	
H	0.026	0.032	0.66	0.81
J	0.020	—	0.51	—
K	0.025	—	0.64	—
R	0.650	0.656	16.51	16.66
U	0.650	0.656	16.51	16.66
V	0.042	0.048	1.07	1.21
W	0.042	0.048	1.07	1.21
X	0.042	0.056	1.07	1.42
Z	—	0.020	—	0.50
G1	0.610	0.630	15.50	16.00
K1	0.040	—	1.02	—

14.5 44-Lead Quad Flat Pack (QFP) (Case 824A-01)



- NOTES:
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 - CONTROLLING DIMENSION: MILLIMETER.
 - DATUM PLANE -H- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
 - DATUMS -A-, -B- AND -D- TO BE DETERMINED AT DATUM PLANE -H-.
 - DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE -C-.
 - DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
 - DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.90	10.10	0.390	0.398
B	9.90	10.10	0.390	0.398
C	2.10	2.45	0.083	0.096
D	0.30	0.45	0.012	0.018
E	2.00	2.10	0.079	0.083
F	0.30	0.40	0.012	0.016
G	0.80	BSC	0.031	BSC
H	—	0.25	—	0.010
J	0.13	0.23	0.005	0.009
K	0.65	0.95	0.026	0.037
L	8.00	REF	0.315	REF
M	5°	10°	5°	10°
N	0.13	0.17	0.005	0.007
Q	0°	7°	0°	7°
R	0.13	0.30	0.005	0.012
S	12.95	13.45	0.510	0.530
T	0.13	—	0.005	—
U	0°	—	0°	—
V	12.95	13.45	0.510	0.530
W	0.40	—	0.016	—
X	1.6	REF	0.063	REF

Chapter 15

Ordering Information

15.1 Introduction

This section contains instructions for ordering custom-masked read-only memory (ROM) microcontroller units (MCU).

15.2 MCU Ordering Forms

To initiate an order for a ROM-based MCU, first obtain the current ordering form for the MCU from a Freescale representative. Submit these items when ordering MCUs:

- A current MCU ordering form that is **completely filled out** (Contact your Freescale sales office for assistance.)
- A copy of the customer specification if the customer specification deviates from the Freescale specification for the MCU.
- Customer's application program on one of the media listed in [15.3 Application Program Media](#).

15.3 Application Program Media

Please deliver the application program to Freescale in one of these media:

- Macintosh^{®(1)} 3-1/2-inch diskette (double-sided 800 K or double-sided high-density 1.4 M)
- MS-DOS^{®(2)} or PC-DOS^{™(3)} 3-1/2-inch diskette (double-sided 720 K or double-sided high-density 1.44 M)
- MS-DOS[®] or PC-DOS[™] 5-1/4-inch diskette (double-sided double-density 360 K or double-sided high-density 1.2 M)

Use positive logic for data and addresses.

When submitting the application program on a diskette, clearly label the diskette with this information:

- Customer name
- Customer part number
- Project or product name
- File name of object code
- Date
- Name of operating system that formatted diskette
- Formatted capacity of diskette

1. Macintosh is a registered trademark of Apple Computer, Inc.
2. MS-DOS is a registered trademark of Microsoft Corporation.
3. PC-DOS is a trademark of International Business Machines Corporation.

Ordering Information

On diskettes, the application program must be in Freescale's S-record format (S1 and S9 records), a character-based object file format generated by M6805 cross assemblers and linkers.

Begin the application program at the first user ROM location. Program addresses must correspond exactly to the available on-chip user ROM addresses as shown in the memory map. Write \$00 in all non-user ROM locations or leave all non-user ROM locations blank. Refer to the current MCU ordering form for additional requirements. Freescale may request pattern re-submission if non-user areas contain any non-zero code.

If the memory map has two user ROM areas with the same addresses, then write the two areas in separate files on the diskette. Label the diskette with both filenames.

In addition to the object code, a file containing the source code can be included. Freescale keeps this code confidential and uses it only to expedite ROM pattern generation in case of any difficulty with the object code. Label the diskette with the filename of the source code.

15.4 ROM Program Verification

The primary use for the on-chip ROM is to hold the customer's application program. The customer develops and debugs the application program and then submits the MCU order along with the application program.

Freescale inputs the customer's application program code into a computer program that generates a listing verify file. The listing verify file represents the memory map of the MCU. The listing verify file contains the user ROM code and may also contain non-user ROM code, such as self-check code. Freescale sends the customer a computer printout of the listing verify file along with a listing verify form.

To aid the customer in checking the listing verify file, Freescale will program the listing verify file into customer-supplied blank preformatted Macintosh or DOS disks. All original pattern media are filed for contractual purposes and are not returned.

Check the listing verify file thoroughly, then complete and sign the listing verify form and return the listing verify form to Freescale. The signed listing verify form constitutes the contractual agreement for the creation of the custom mask.

15.5 ROM Verification Units (RVUs)

After receiving the signed listing verify form, Freescale manufactures a custom photographic mask. The mask contains the customer's application program and is used to process silicon wafers. The application program cannot be changed after the manufacture of the mask begins. Freescale then produces 10 MCUs, called RVUs, and sends the RVUs to the customer. RVUs are usually packaged in unmarked ceramic and tested to 5 Vdc at room temperature. RVUs are not tested to environmental extremes because their sole purpose is to demonstrate that the customer's user ROM pattern was properly implemented. The 10 RVUs are free of charge with the minimum order quantity. These units are not to be used for qualification or production. RVUs are not guaranteed by Freescale Quality Assurance.

Appendix A

MC68HCL05C8A

A.1 Introduction

This appendix introduces the MC68HCL05C8A, a low-power version of the MC68HC05C8A. The technical data applying to the MC68HC05C8A applies to the MC68HCL05C8A with the exceptions given here.

A.2 Low-Power Operating Temperature Range

The follow data replaces the corresponding data found in [13.3 Operating Temperature Range](#).

Rating	Symbol	Value	Unit
Operating temperature range ⁽¹⁾ MC68HCL05C8AP, FN, B, FB	T_A	T_L to T_H 0 to +70	°C

1. P = Plastic dual in-line package (PDIP)
FN = Plastic-leaded chip carrier (PLCC)
B = Shrink dual in-line package (SDIP)
FB = Quad flat pack (QFP)

A.3 2.5-V to 3.6-V DC Electrical Characteristics

Characteristic	Symbol	Min ⁽¹⁾	Typ	Max	Unit
Output high voltage ($I_{Load} = -0.2$ mA) PA7–PA0, PB7–PB0, PC6–PC0, TCMP ($I_{Load} = -0.4$ mA) PD4–PD1 ($I_{Load} = -1.5$ mA) PC7	V_{OH}	$V_{DD} - 0.3$ $V_{DD} - 0.3$ $V_{DD} - 0.3$	— — —	— — —	V
Output low voltage ($I_{Load} = 0.4$ mA) PA7–PA0, PB7–PB0, PC6–PC0, PD4–PD1, TCMP ($I_{Load} = 5.0$ mA) PC7	V_{OL}	— —	— —	0.3 0.3	V
Input pullup current PB7–PB0 (with pullup)	I_n	40	160	300	μA

1. $V_{DD} = 2.5$ – 3.6 Vdc

A.4 1.8-V to 2.4-V DC Electrical Characteristics

Characteristic	Symbol	Min ⁽¹⁾	Typ	Max	Unit
Output high voltage ($I_{Load} = -0.1$ mA) PA7–PA0, PB7–PB0, PC6–PC0, TCMP ($I_{Load} = -0.2$ mA) PD4–PD1 ($I_{Load} = -0.75$ mA) PC7	V_{OH}	$V_{DD} - 0.3$ $V_{DD} - 0.3$ $V_{DD} - 0.3$	— — —	— — —	V
Output low voltage ($I_{Load} = 0.2$ mA) PA7–PA0, PB7–PB0, PC6–PC0, PD4–PD1, TCMP ($I_{Load} = 2.0$ mA) PC7	V_{OL}	— —	— —	0.3 0.3	V
Input pullup current PB7–PB0 (with pullup)	I_{In}	15	110	200	μ A

1. $V_{DD} = 2.5$ – 3.6 Vdc

A.5 Low-Power Supply Current

Characteristic ⁽¹⁾	Symbol	Min	Typ ⁽¹⁾	Max	Unit
Supply current (4.5–5.5 Vdc @ $f_{Bus} = 2.1$ MHz) Run ⁽²⁾ Wait ⁽³⁾ Stop ⁽⁴⁾ 25°C 0°C to +70°C (standard)	I_{DD}	— — — —	3.50 1.6 1 —	4.25 2.25 15 25	mA mA μ A μ A
Supply current (2.4–3.6 Vdc @ $f_{Bus} = 1.0$ MHz) Run ⁽²⁾ Wait ⁽³⁾ Stop ⁽⁴⁾ 25°C 0°C to +70°C (standard)	I_{DD}	— — — —	1.00 0.7 1 —	1.4 1.0 5 10	mA mA μ A μ A
Supply current (2.5–3.6 Vdc @ $f_{Bus} = 500$ kHz) Run ⁽²⁾ Wait ⁽³⁾ Stop ⁽⁴⁾ 25°C 0°C to +70°C (standard)	I_{DD}	— — — —	500 300 1 —	750 500 5 10	μ A μ A μ A μ A
Supply current (1.8–2.4 Vdc @ $f_{Bus} = 500$ kHz) Run ⁽²⁾ Wait ⁽³⁾ Stop ⁽⁴⁾ 25°C 0°C to +70°C (standard)	I_{DD}	— — — —	300 250 1 —	600 400 2 5	μ A μ A μ A μ A

- Typical values reflect measurements taken on average processed devices at the midpoint of voltage range, 25°C only.
- Run (operating) I_{DD} measured using external square wave clock source; all I/O pins configured as inputs, Port B = V_{DD} , all other inputs $V_{IL} = 0.2$ V, $V_{IH} = V_{DD} - 0.2$ V; no DC loads; less than 50 pF on all outputs; $C_L = 20$ pF on OSC2
- Wait I_{DD} measured using external square wave clock source; all I/O pins configured as inputs, Port B = V_{DD} , all other inputs $V_{IL} = 0.2$ V, $V_{IH} = V_{DD} - 0.2$ V; no DC loads; less than 50 pF on all outputs; $C_L = 20$ pF on OSC2. Wait I_{DD} is affected linearly by the OSC2 capacitance.
- Stop I_{DD} measured with OSC1 = 0.2 V; all I/O pins configured as inputs, Port B = V_{DD} , all other inputs $V_{IL} = 0.2$ V, $V_{IH} = V_{DD} - 0.2$ V

Appendix B

MC68HSC05C8A

B.1 Introduction

This appendix introduces the MC68HSC05C8A, a high-speed version of the MC68HC05C8A. The technical data applying to the MC68HC05C8A applies to the MC68HSC05C8A with the exceptions given here.

B.2 High-Speed Operating Temperature Range

The follow data replaces the corresponding data found in [13.3 Operating Temperature Range](#).

Rating	Symbol	Value	Unit
Operating temperature range ⁽¹⁾ MC68HSC05C8AP, FN, B, FB MC68HSC05C8CP, CFN, CB, CFB	T_A	T_L to T_H 0 to +70 -40 to +85	°C

1. P = Plastic dual in-line package (PDIP)
FN = Plastic-leaded chip carrier (PLCC)
B = Shrink dual in-line package (SDIP)
FB = Quad flat pack (QFP)

B.3 DC Electrical Characteristics

The data in [13.6 5.0-V DC Electrical Characteristics](#) and [13.7 3.3-V DC Electrical Characteristics](#) applies to the MC68HSC05C8A with the exceptions given here.

Characteristic ⁽¹⁾	Symbol	Min	Typ	Max	Unit
Supply current (4.5–5.5 Vdc @ $f_{BUS} = 4.0$ MHz)					
Run ⁽²⁾	I_{DD}	—	7.00	11.0	mA
Wait ⁽³⁾		—	2.00	6.50	mA
Stop ⁽⁴⁾		—	1	20	μ A
25°C		—	—	40	μ A
0°C to 70°C (Standard)		—	—	50	μ A
–40°C to 125°C (Standard)					
Supply Current (2.4–3.6 Vdc @ $f_{BUS} = 2.0$ MHz)					
Run ⁽²⁾	I_{DD}	—	2.50	4.00	mA
Wait ⁽³⁾		—	1.00	2.00	mA
Stop ⁽⁴⁾		—	1	8	μ A
25°C		—	—	16	μ A
0°C to 70°C (standard)		—	—	20	μ A
–40°C to 125°C (standard)					
Input pullup current ($V_{DD} = 4.5$ –5.5 V) PB7–PB0 (with pullup)	I_{In}	175	385	750	μ A
Input pullup current ($V_{DD} = 2.4$ –3.6 V) PB7–PB0 (with pullup)	I_{In}	50	160	350	μ A

1. Typical values reflect measurements taken on average processed devices at the midpoint of voltage range, 25°C only.
2. Run (operating) I_{DD} measured using external square wave clock source; all I/O pins configured as inputs, Port B = V_{DD} , all other inputs $V_{IL} = 0.2$ V, $V_{IH} = V_{DD} - 0.2$ V; no DC loads; less than 50 pF on all outputs; $C_L = 20$ pF on OSC2
3. Wait I_{DD} measured using external square wave clock source; all I/O pins configured as inputs, Port B = V_{DD} , all other inputs $V_{IL} = 0.2$ V, $V_{IH} = V_{DD} - 0.2$ V; no DC loads; less than 50 pF on all outputs; $C_L = 20$ pF on OSC2. Wait I_{DD} is affected linearly by the OSC2 capacitance.
4. Stop I_{DD} measured with OSC1 = 0.2 V; all I/O pins configured as inputs, Port B = V_{DD} , all other inputs $V_{IL} = 0.2$ V, $V_{IH} = V_{DD} - 0.2$ V

B.4 4.5-V to 5.5-V Control Timing

The data in [13.8 5.0-V Control Timing](#) applies to the MC68HSC05C8A with the exceptions given here.

Characteristic	Symbol	Min	Max	Unit
Oscillator frequency Crystal External Clock	f_{OSC}	— dc	8.2 8.2	MHz
Internal operating frequency ($f_{OSC} \div 2$) Crystal External clock	f_{OP}	— dc	4.1 4.1	MHz
Cycle time	t_{CYC}	244	—	ns
Crystal oscillator startup time	t_{OXOV}		100	ms
Stop recovery startup time	t_{ILCH}		100	ms
RESET pulse width	t_{RL}	1.5	—	t_{CYC}
Timer Resolution ⁽¹⁾ Input capture pulse width Input capture pulse width	t_{RESL} t_{TH} or t_{TL} t_{HTL}	4.0 64 (2)	— — —	t_{CYC} ns t_{CYC}
Interrupt pulse width low (edge-triggered)	t_{LILH}	64	—	ns
Interrupt pulse period	t_{LIL}	(3)	—	t_{CYC}
OSC1 pulse width	t_{OH} or t_{OL}	50	—	ns

1. Because a 2-bit prescaler in the timer must count four internal cycles (t_{CYC}), this is the limiting minimum factor in determining the timer resolution.
2. The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus $24 t_{CYC}$.
3. The minimum t_{LIL} should not be less than the number of cycle times it takes to execute the interrupt service routine plus $19 t_{CYC}$.

B.5 2.4-V to 3.6-V Control Timing

The data in [13.9 3.3-V Control Timing](#) applies to the MC68HSC05C8A with the exceptions given here.

Characteristic	Symbol	Min	Max	Unit
Oscillator frequency Crystal External clock	f_{OSC}	— dc	4.2 4.2	MHz
Internal operating frequency ($f_{OSC} \div 2$) Crystal External clock	f_{OP}	— dc	2.1 2.1	MHz
Cycle time	t_{CYC}	480	—	ns
Crystal oscillator startup time	t_{OXOV}		100	ms
Stop recovery startup time	t_{ILCH}		100	ms
RESET pulse width	t_{RL}	1.5	—	t_{CYC}
Timer Resolution ⁽¹⁾ Input capture pulse width Input capture pulse width	t_{RESL} t_{TH} or t_{TL} t_{THTL}	4.0 125 (2)	— — —	t_{CYC} ns t_{CYC}
Interrupt pulse width low (edge-triggered)	t_{LILH}	125	—	ns
Interrupt pulse period	t_{LILL}	(3)	—	t_{CYC}
OSC1 pulse width	t_{OH} or t_{OL}	90	—	ns

1. Because a 2-bit prescaler in the timer must count four internal cycles (t_{CYC}), this is the limiting minimum factor in determining the timer resolution.
2. The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus $24 t_{CYC}$.
3. The minimum t_{LILL} should not be less than the number of cycle times it takes to execute the interrupt service routine plus $19 t_{CYC}$.

B.6 4.5-V to 5.5-V High-Speed SPI Timing

The data in [13.10 5.0-V Serial Peripheral Interface Timing](#) applies to the MC68HSC05C8A with the exceptions given here.

Num	Characteristic	Symbol	Min	Max	Unit
	Operating frequency Master Slave	$f_{OP(M)}$ $f_{OP(S)}$	dc dc	0.5 4.1	f_{OP} MHz
1	Cycle time Master Slave	$t_{CYC(M)}$ $t_{CYC(S)}$	2.0 244	— —	t_{CYC} ns
2	Enable lead time Master Slave	$t_{Lead(M)}$ $t_{Lead(S)}$	(1) 122	— —	ns ns
3	Enable lag time Master Slave	$t_{Lag(M)}$ $t_{Lag(S)}$	(1) 366	— —	ns ns
4	Clock (SCK) high time Master Slave	$t_{W(SCKH)M}$ $t_{W(SCKH)S}$	166 93	— —	ns ns
5	Clock (SCK) low time Master Slave	$t_{W(SCKL)M}$ $t_{W(SCKL)S}$	166 93	— —	ns ns
6	Data setup time (inputs) Master Slave	$t_{SU(M)}$ $t_{SU(S)}$	49 49	— —	ns ns
7	Data hold time (inputs) Master Slave	$t_{H(M)}$ $t_{H(S)}$	49 49	— —	ns ns
8	Slave access time (time to data active from high-impedance state)	t_A	0	61	ns
9	Slave disable time (hold time to high-impedance state)	t_{DIS}	—	122	ns
10	Data valid Master (before capture edge) Slave (after enable edge) ⁽²⁾	$t_{V(M)}$ $t_{V(S)}$	0.25 —	— 122	$t_{CYC(M)}$ ns
11	Data hold time (outputs) Master (after capture edge) Slave (After Enable Edge)	$t_{HO(M)}$ $t_{HO(S)}$	0.25 0	— —	$t_{CYC(M)}$ ns
12	Rise time (20% V_{DD} to 70% V_{DD} , $C_L = 200$ pF) SPI outputs (SCK, MOSI, and MISO) SPI inputs (SCK, MOSI, MISO, and \overline{SS})	t_{RM} t_{RS}	— —	50 1.0	ns μ s
13	Fall time (70% V_{DD} to 20% V_{DD} , $C_L = 200$ pF) SPI outputs (SCK, MOSI, and MISO) SPI inputs (SCK, MOSI, MISO, and \overline{SS})	t_{FM} t_{FS}	— —	50 1.0	ns μ s

- Signal production depends on software.
- Assumes 200 pF load on all SPI pins.

B.7 2.4-V to 3.6-V High-Speed SPI Timing

The data in [13.11 3.3-V Serial Peripheral Interface Timing](#) applies to the MC68HSC05C8A with the exceptions given in the following table.

Num	Characteristic	Symbol	Min	Max	Unit
	Operating frequency Master Slave	$f_{OP(M)}$ $f_{OP(S)}$	dc dc	0.5 2.1	f_{OP} MHz
1	Cycle time Master Slave	$t_{CYC(M)}$ $t_{CYC(S)}$	2.0 480	— —	t_{CYC} ns
2	Enable lead time Master Slave	$t_{Lead(M)}$ $t_{Lead(S)}$	(1) 240	— —	ns ns
3	Enable lag time Master Slave	$t_{Lag(M)}$ $t_{Lag(S)}$	(1) 720	— —	ns ns
4	Clock (SCK) High Time Master Slave	$t_{W(SCKH)M}$ $t_{W(SCKH)S}$	340 190	— —	ns ns
5	Clock (SCK) low time Master Slave	$t_{W(SCKL)M}$ $t_{W(SCKL)S}$	340 190	— —	ns ns
6	Data setup time (Inputs) Master Slave	$t_{SU(M)}$ $t_{SU(S)}$	100 100	— —	ns ns
7	Data hold time (Inputs) Master Slave	$t_{H(M)}$ $t_{H(S)}$	100 100	— —	ns ns
8	Slave access time (time to data active from high-impedance state)	t_A	0	120	ns
9	Slave disable time (hold time to high-impedance state)	t_{DIS}	—	240	ns
10	Data Master (before capture edge) Slave (after enable edge) ⁽²⁾	$t_{V(M)}$ $t_{V(S)}$	0.25 —	— 240	$t_{CYC(M)}$ ns
11	Data Hold Time (outputs) Master (after capture edge) Slave (after enable edge)	$t_{HO(M)}$ $t_{HO(S)}$	0.25 0	— —	$t_{CYC(M)}$ ns
12	Rise time (20% V_{DD} to 70% V_{DD} , $C_L = 200$ pF) SPI outputs (SCK, MOSI, and MISO) SPI inputs (SCK, MOSI, MISO, and \overline{SS})	t_{RM} t_{RS}	— —	100 2.0	ns μ s
13	Fall time (70% V_{DD} to 20% V_{DD} , $C_L = 200$ pF) SPI outputs (SCK, MOSI, and MISO) SPI inputs (SCK, MOSI, MISO, and \overline{SS})	t_{FM} t_{FS}	— —	100 2.0	ns μ s

1. Signal production depends on software.

2. Assumes 20 pF load on all SPI pins.

Appendix C

M68HC05Cx Family Feature Comparisons

Refer to [Table C-1](#) for a comparison of the features for all the M68HC05C Family members.

Table C-1. M68HC05Cx Feature Comparison

	C4	C4A	705C4A	C8	C8A	705C8	705C8A	C12	C12A	C9	C9A	705C9	705C9A
USER ROM	4160	4160	—	7744	7744	—	—	12,096	12,096	15,760–15,936	15,760–15,936	—	—
USER EPROM	—	—	4160	—	—	7596–7740	7596–7740	—	—	—	—	15,760–15,936	12,096–15,936
CODE SECURITY	NO	YES	YES	NO	YES	YES	YES	NO	YES	NO	YES	NO	YES
RAM	176	176	176	176	176	176–304	176–304	176	176	176–352	176–352	176–352	176–352
OPTION REGISTER (IRQ/RAM/SEC)	NO	NO	\$1FDF (IRQ/SEC)	NO	NO	\$1FDF (IRQ/RAM/SEC)	\$1FDF (IRQ/RAM/SEC)	NO	NO	\$3FDF (IRQ/RAM)	\$3FDF (IRQ/RAM)	\$3FDF (IRQ/RAM)	\$3FDF (IRQ/RAM)
MASK OPTION REGISTER(S)	NO	NO	\$1FF0–1	NO	NO	NO	\$1FF0–1	NO	NO	NO	NO	NO	\$3FF0–1
PORTB KEYSKAN (PULLUP/ INTERRUPT)	NO	YES MASK OPTION	YES MOR SELECTABLE	NO	YES MASK OPTION	NO	YES MOR SELECTABLE	YES MASK OPTION	YES MASK OPTION	NO	YES MASK OPTION	NO	YES MOR SELECTABLE
PC7 DRIVE	STANDARD	HIGH CURRENT	HIGH CURRENT	STANDARD	HIGH CURRENT	STANDARD	HIGH CURRENT	HIGH CURRENT	HIGH CURRENT	STANDARD	HIGH CURRENT	STANDARD	HIGH CURRENT
PORT D	PD7, 5–0 INPUT ONLY	PD7, 5–0 INPUT ONLY	PD7, 5–0 INPUT ONLY	PD7, 5–0 INPUT ONLY	PD7, 5–0 INPUT ONLY	PD7, 5–0 INPUT ONLY	PD7, 5–0 INPUT ONLY	PD7, 5–0 INPUT ONLY	PD7, 5–0 INPUT ONLY	PD7, 5–0 BIDIRECTIONAL	PD7, 5–0 BIDIRECTIONAL	PD7, 5–0 BIDIRECTIONAL	PD7, 5–0 BIDIRECTIONAL
COP	NO	YES	YES	NO	YES	YES	TWO TYPES	YES	YES	YES	YES	YES	TWO TYPES
COP ENABLE	—	MASK OPTION	MOR	—	MASK OPTION	SOFTWARE	SOFTWARE+ MOR	MASK OPTION	MASK OPTION	SOFTWARE	SOFTWARE	SOFTWARE	SOFTWARE+ MOR
COP TIMEOUT	—	64 ms (@4 MHz osc)	64 ms (@4 MHz osc)	—	64 ms (@4 MHz osc)	SOFTWARE SELECTABLE	SOFTWARE+ MOR SELECTABLE	64 ms (@4 MHz osc)	64 ms (@4MHz osc)	SOFTWARE SELECTABLE	SOFTWARE SELECTABLE	SOFTWARE SELECTABLE	SOFTWARE+ MOR SELECTABLE
COP CLEAR	—	CLR \$1FF0	CLR \$1FF0	—	CLR \$1FF0	WRITE \$55/\$AA TO \$001D	WRITE \$55/\$AA TO \$001D OR CLR \$1FF0	CLR \$3FF0	CLR \$3FF0	WRITE \$55/\$AA TO \$001D	WRITE \$55/\$AA TO \$001D	WRITE \$55/\$AA TO \$001D	WRITE \$55/\$AA TO \$001D OR CLR \$3FF0
CLOCK MONITOR	NO	NO	NO	NO	NO	YES	YES	NO	NO	YES	YES	YES	YES (C9A MODE)
ACTIVE RESET	NO	NO	NO	NO	NO	COP/CLOCK MONITOR	PROGRAMMABLE COP/CLOCK MONITOR	NO	NO	POR/COP/ CLOCK MONITOR	POR/COP/ CLOCK MONITOR	POR/COP/ CLOCK MONITOR	POR/C9A COP/ CLOCK MONITOR
STOP DISABLE	NO	MASK OPTION	NO	NO	MASK OPTION	NO	NO	MASK OPTION	MASK OPTION	NO	NO	NO	MOR SELECTABLE (C12A MODE)

NOTES:

1. The expanded RAM map (from \$30–\$4F and \$100–\$15F) available on the OTP devices MC68HC705C8 and MC68HC705C8A is not available on the ROM devices MC68HC05C8 and MC68HC05C8A.
2. The programmable COP available on the MC68HC705C8 and MC68HC705C8A is not available on the MC68HC05C8A. For ROM compatibility, use the non-programmable COP.

How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2005. All rights reserved.