

STK14C88-3 32K x 8 AutoStore™ nvSRAM QuantumTrap[™] CMOS Nonvolatile Static RAM

FEATURES

- 35ns, 45ns and 55ns Access Times
- "Hands-off" Automatic STORE with External 68µF Capacitor on Power Down
- STORE to nonvolatile elements Initiated by Hardware, Software or AutoStore™
- RECALL to SRAM Initiated by Software or **Power Restore**
- 10mA Typical I_{cc} at 200ns Cycle Time
- Unlimited READ, WRITE and RECALL Cycles
- 1,000,000 STORE Cycles to nonvolatile elements (Commercial/Industrial)
- · 100-Year Data Retention in nonvolatile elements (Commercial/Industrial)
- Single 3.3V + 0.3V Operation
- Commercial and Industrial Temperatures
- 32-Pin SOIC and DIP Packages

DESCRIPTION

The Simtek STK14C88-3 is a fast static RAM with a nonvolatile element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent, nonvolatile data resides in nonvolatile elements. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) can take place automatically on power down. A 68µF or larger capacitor tied from V_{CAP} to ground guarantees the STORE operation, regardless of power-down slew rate or loss of power from "hot swapping". Transfers from the nonvolatile elements to the SRAM (the RECALL operation) take place automatically on restoration of power. Initiation of STORE and RECALL cycles can also be softentering ware controlled by specific read sequences. A hardware STORE may be initiated with the HSB pin.

V_{CAF} Quantum Trap POWER 512 x 512 32 UCCX VCAP V_{CAP} 1 CONTROL 2 A14 🗆 3 A₁₄ 🗖 2 31 🗖 HSB A₆ A₇ A₈ A₉ A₁₁ STORE ROW DECODER 30 🗖 W A₁₂ 🗖 3 A12 STATIC RAM STORE/ RECALL RECALL HSB A7 1 5 ARRAY 512 x 512 $A_7 \square$ 29 🗖 A₁₃ 4 CONTROL A6 6 $A_6 \square$ 5 28 🗆 A₈ A5 🗆 27 🗖 A9 A₅ 6 A4 🗖 A₁ 26 🗖 A₁₁ A₄ 1 SOFTWARE 7 An - A13 DETECT 25 🗆 G $A_3 \square$ 8 COLUMN I/O DQ1 BUFFERS NC 9 24 🗆 NC Vss | 13 DQ2 COLUMN DEC 23 🗖 <u>A</u>10 DQ₃ DQ₄ A2 10 1111 444444 A1 [11 22 🗆 E INPUT DQ5 DQ6 DQ0 16 A₀ A₁ A₂ A₃ A₄ A₁₀ G 21 DQ7 A3 117 A₀ 12 A2 18 DO-20 DQ₆ DQ₀ [13 A1 19 Ē DQ1 14 19 DQ5 A0 🗖 20 DQ1 121 $DQ_2 \square$ 15 18 🗖 DQ4 DQ2 22 V_{SS} 16 17 DQ3 32 - DIP PIN NAMES 32 - SOIC A₀ - A₁₄ DQ0 -DQ7 E W G HSB V_{CCX} VCAP V_{SS}

Write

Enable

Chip

Fnable

Output

Fnable

BLOCK DIAGRAM

PIN CONFIGURATIONS

Н

10

H11

23 24

48 🗖 Vcc×

47 -46 - HSB#

45 🗖 W#

44 🗆 A13 43 🗆 A8

42 🗖 A9

41 🗆 40 🗖 A11

36 🗆 Vss 35 🗆

34 || 33 || DQ6 32 || G#

31 6 410

30 🗖 E#

29 007 28 DQ5

27 0 004

26 DQ3

25 Vcc×

48 - SSOP

(not to scale)

November 2003

Address

Inputs

Data In/Out

Document Control # ML0015 rev 0.3

1

Hardware

Store Busy (I/O) Power

(+ 3.3V)

Capacitor

Ground

ABSOLUTE MAXIMUM RATINGS^a

Voltage on Input Relative to Ground0.5V	to 4.5V
Voltage on Input Relative to V _{SS} 0.6V to (V _{CC}	+ 0.5V)
Voltage on DQ ₀₋₇ or HSB0.5V to (V _{CC}	+ 0.5V)
Temperature under Bias	o 125°C
Storage Temperature65°C to	o 150°C
Power Dissipation	1W
DC Output Current (1 output at a time, 1s duration)	. 15mA

DC CHARACTERISTICS

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

$(V_{CC} = 3.0V-3.6V)^{e}$

CYMPOL		COMM	ERCIAL	INDU	STRIAL		NOTES
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
I _{CC1} b	Average V _{CC} Current		50 42 37		52 44 39	mA mA mA	$t_{AVAV} = 35ns$ $t_{AVAV} = 45ns$ $t_{AVAV} = 55ns$
I _{CC2} ^c	Average V _{CC} Current during STORE		3		3	mA	All Inputs Don't Care, V _{CC} = max
Icc3 ^b	Average V _{CC} Current at t _{AVAV} = 200ns 5V, 25°C, Typical		9		9	mA	$\overline{W} \ge (V_{CC} - 0.2V)$ All Others Cycling, CMOS Levels
I _{CC4} ^c	Average V _{CAP} Current during <i>AutoStore</i> ™ Cycle		2		2	mA	All Inputs Don't Care
I _{SB1} ^d	Average V_{CC} Current (Standby, Cycling TTL Input Levels)		18 16 15		19 17 16	mA mA mA	$\begin{array}{l} t_{AVAV} = 35ns, \ \overline{E} \geq V_{IH} \\ t_{AVAV} = 45ns, \ \overline{E} \geq V_{IH} \\ t_{AVAV} = 55ns, \ \overline{E} \geq V_{IH} \end{array}$
I _{SB2} ^d	V _{CC} Standby Current (Standby, Stable CMOS Input Levels)		1		1	mA	$\label{eq:constraint} \begin{split} \overline{E} &\geq (V_{CC} - 0.2V) \\ \text{All Others } V_{IN} &\leq 0.2V \text{ or } \geq (V_{CC} - 0.2V) \end{split}$
I _{ILK}	Input Leakage Current		±1		±1	μA	$V_{CC} = max$ $V_{IN} = V_{SS}$ to V_{CC}
I _{OLK}	Off-State Output Leakage Current		±1		±1	μA	$\begin{array}{l} V_{CC} = max \\ V_{IN} = V_{SS} \text{ to } V_{CC}, \ \overline{E} \text{ or } \overline{G} \geq V_{IH} \end{array}$
VIH	Input Logic "1" Voltage	2.2	V _{CC} + .5	2.2	V _{CC} + .5	V	All Inputs
VIL	Input Logic "0" Voltage	V _{SS} – .5	0.8	V _{SS} – .5	0.8	V	All Inputs
V _{OH}	Output Logic "1" Voltage	2.4		2.4		V	I _{OUT} =-4mA except HSB
V _{OL}	Output Logic "0" Voltage		0.4		0.4	V	I _{OUT} = 8mA except HSB
V _{BL}	Logic "0" Voltage on HSB Output		0.4		0.4	V	I _{OUT} = 3mA
T _A	Operating Temperature	0	70	-40	85	°C	

Note b: I_{CC_1} and I_{CC_3} are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded. Note c: I_{CC_2} and I_{CC_4} are the average currents required for the duration of the respective *STORE* cycles (t_{STORE}). Note d: $E \ge V_{IH}$ will not produce standby current levels until any nonvolatile cycle in progress has timed out.

 $(T_A = 25^{\circ}C, f = 1.0MHz)$

Note e: V_{CC} reference levels throughout this datasheet refer to V_{CCX}.

AC TEST CONDITIONS

Input Pulse Levels0V to 3V
Input Rise and Fall Times
Input and Output Timing Reference Levels
Output Load See Figure 1

CAPACITANCE^f

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
CIN	Input Capacitance	5	pF	∆V = 0 to 3V
C _{OUT}	Output Capacitance	7	pF	$\Delta V = 0$ to $3V$

Note f: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading

Document Control # ML0015 rev 0.3

SRAM READ CYCLES #1 & #2


 $(V_{CC} = 3.0V-3.6V)^{e}$

NO.	SYMBO	DLS	PARAMETER	STK140	C88-3-35	STK140	88-3-45	STK14C88-3-55		UNITS
NU.	#1, #2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
1	t _{ELQV}	t _{ACS}	Chip Enable Access Time		35		45		55	ns
2	t _{AVAV} g	t _{RC}	Read Cycle Time	35		45		55		ns
3	t _{AVQV} h	t _{AA}	Address Access Time		35		45		55	ns
4	t _{GLQV}	t _{OE}	Output Enable to Data Valid		15		20		25	ns
5	t _{AXQX} h	t _{OH}	Output Hold after Address Change	5		5		5		ns
6	t _{ELQX}	t _{LZ}	Chip Enable to Output Active	5		5		5		ns
7	t _{EHQZ} i	t _{HZ}	Chip Disable to Output Inactive		13		15		20	ns
8	t _{GLQX}	t _{OLZ}	Output Enable to Output Active	0		0		0		ns
9	t _{GHQZ} i	t _{OHZ}	Output Disable to Output Inactive		13		15		20	ns
10	t _{ELICCH} f	t _{PA}	Chip Enable to Power Active	0		0		0		ns
11	t _{EHICCL} f	t _{PS}	Chip Disable to Power Standby		35		45		55	ns


Note g: W and HSB must be high during SRAM READ cycles.

Note h: I/O state asumes E and $G \le V_{IH}$ and $\overline{W} \ge V_{IH}$; device is continuously selected. Note i: Measured \pm 200mV from steady state output voltage.

SRAM READ CYCLE #1: Address Controlled^{g, h}



SRAM READ CYCLE #2: E Controlled⁹



SRAM WRITE CYCLES #1 & #2

 $(V_{CC} = 3.0V-3.6V)^{e}$


		SYMBOLS		DADAMETED	STK140	88-3-35	STK140	88-3-45	STK14C88-3-55		UNITS
NO.	#1	#2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
12	t _{AVAV}	t _{AVAV}	t _{WC}	Write Cycle Time	35		45		55		ns
13	t _{WLWH}	t _{WLEH}	t _{WP}	Write Pulse Width	25		30		40		ns
14	t _{ELWH}	t _{ELEH}	t _{CW}	Chip Enable to End of Write	25		30		40		ns
15	t _{DVWH}	t _{DVEH}	t _{DW}	Data Set-up to End of Write	12		15		25		ns
16	t _{WHDX}	t _{EHDX}	t _{DH}	Data Hold after End of Write	0		0		0		ns
17	t _{AVWH}	t _{AVEH}	t _{AW}	Address Set-up to End of Write	25		30		40		ns
18	t _{AVWL}	t _{AVEL}	t _{AS}	Address Set-up to Start of Write	0		0		0		ns
19	t _{WHAX}	t _{EHAX}	t _{WR}	Address Hold after End of Write	0		0		0		ns
20	t _{WLQZ} ^{i, j}		t _{WZ}	Write Enable to Output Disable		13		15		20	ns
21	t _{WHQX}		tow	Output Active after End of Write	5		5		5		ns

If \overline{W} is low when \overline{E} goes low, the outputs remain in the high-impedance state. Note j:


 $\frac{E \text{ or } W}{HSB} \text{ must be } \geq V_{IH} \text{ during address transitions.}$ HSB must be high during SRAM WRITE cycles. Note k:

Note I:

SRAM WRITE CYCLE #1: W Controlled^{k, I}



SRAM WRITE CYCLE #2: E Controlled^{k, I}



November 2003

Document Control # ML0015 rev 0.3

HARDWARE MODE SELECTION

E	w	HSB	A ₁₃ - A ₀ (hex)	MODE	I/O	POWER	NOTES
Н	Х	Н	Х	Not Selected	Output High Z	Standby	
L	н	н	х	Read SRAM	Output Data	Active	t
L	L	н	х	Write SRAM	Input Data	Active	
х	х	L	х	Nonvolatile STORE	Output High Z	I _{CC2}	m

Note m: HSB STORE operation occurs only if an SRAM WRITE has been done since the last nonvolatile cycle. After the STORE (if any) completes, the part will go into standby mode, inhibiting all operations until HSB rises.

HARDWARE STORE CYCLE


 $(V_{CC} = 3.0V-3.6V)^{e}$

NO.	SYMBOLS		PARAMETER		4C88-3		NOTES
NO.	Standard	Alternate	FARAMETER	MIN	MAX	onno	NOTES
22	t _{STORE}	t _{HLHZ}	STORE Cycle Duration		10	ms	i, n
23	t _{DELAY}	t _{HLQZ}	Time Allowed to Complete SRAM Cycle	1		μS	i, n
24	t _{RECOVER}	t _{HHQX}	Hardware STORE High to Inhibit Off		700	ns	n, o
25	t _{HLHX}		Hardware STORE Pulse Width	15		ns	
26	t _{HLBL}		Hardware STORE Low to STORE Busy		300	ns	

Note n: \overline{E} and \overline{G} low and \overline{W} high for output behavior.

Note o: t_{RECOVER} is only applicable after t_{STORE} is complete.

HARDWARE STORE CYCLE




AutoStore™/POWER-UP RECALL

$(V_{CC} = 3.0V-3.6V)^{e}$

NO.	SYMBOLS		PARAMETER		4C88-3	UNITS	NOTES
NO.	Standard	Alternate	PAKAMETER	MIN	MAX	UNITS	NOTES
27	t _{RESTORE}		Power-up RECALL Duration		550	μS	р
28	t _{STORE}	t _{HLHZ}	STORE Cycle Duration		10	ms	n, q
29	t _{VSBL}		Low Voltage Trigger (V _{SWITCH}) to HSB Low		300	ns	I
30	t _{DELAY}	t _{BLQZ}	Time Allowed to Complete SRAM Cycle	1		μS	n
31	V _{SWITCH}		Low Voltage Trigger Level	2.7	2.95	V	
32	V _{RESET}		Low Voltage Reset Level		2.4	V	

Note p: $\frac{1}{RESTORE}$ starts from the time V_{CC} rises above V_{SWITCH} . Note q: HSB is asserted low for 1µs when V_{CAP} drops through V_{SWITCH} . If an SRAM WRITE has not taken place since the last nonvolatile cycle, HSB will be released and no STORE will take place.

AutoStore™/POWER-UP RECALL



SOFTWARE STORE/RECALL MODE SELECTION

E	w	A ₁₃ - A ₀ (hex)	MODE	I/O	POWER	NOTES
L	н	0E38 31C7 03E0 3C1F 303F 0FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile <i>STORE</i>	Output Data Output Data Output Data Output Data Output Data Output High Z	Active	r, s, t
L	н	0E38 31C7 03E0 3C1F 303F 0C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile <i>RECALL</i>	Output Data Output Data Output Data Output Data Output Data Output High Z	Active	r, s, t

SOFTWARE-CONTROLLED STORE/RECALL CYCLE^V

$(V_{CC} = 3.0V - 3.6V)^{e}$

	SYMBOLS		PARAMETER	STK140	STK14C88-3-25		STK14C88-3-35		STK14C88-3-45		NOTEO
NO.	Standard	Alternate	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
33	t _{AVAV}	t _{RC}	STORE/RECALL Initiation Cycle Time	35		45		55		ns	n
34	t _{AVEL}	t _{AS}	Address Set-up Time	0		0		0		ns	u
35	t _{ELEH}	t _{CW}	Clock Pulse Width	25		30		45		ns	u
36	t _{ELAX}		Address Hold Time	20		20		20		ns	u
37	t _{RECALL}		RECALL Duration		20		20		20	μS	


Note r: The six consecutive addresses must be in the order listed. W must be high during all six consecutive cycles to enable a nonvolatile cycle.

Note s: While there are 15 addresses on the STK14C88-3, only the lower 14 are used to control software modes. Note t: I/O state assumes $\overline{G} \le V_{IL}$. Activation of nonvolatile cycles does not depend on state of \overline{G} .

Note u: The software sequence is clocked with E controlled READs.

Note v: The six consecutive addresses must be in the order listed in the Hardware Mode Selection Table: (0E38, 31C7, 03E0, 3C1F, 303F, 0FC0) for a STORE cycle or (0E38, 31C7, 03E0, 3C1F, 303F, 0C63) for a RECALL cycle. W must be high during all six consecutive cycles.

SOFTWARE STORE/RECALL CYCLE: E CONTROLLED



DEVICE OPERATION

The STK14C88-3 has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as a standard fast static RAM. In nonvolatile mode, data is transferred from SRAM to nonvolatile elements (the *STORE* operation) or from nonvolatile elements to SRAM (the *RECALL* operation). In this mode SRAM functions are disabled.

NOISE CONSIDERATIONS

The STK14C88-3 is a high-speed memory and so must have a high-frequency bypass capacitor of approximately 0.1 μ F connected between V_{CAP} and V_{SS}, using leads and traces that are as short as possible. As with all high-speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

SRAM READ

The STK14C88-3 performs a READ cycle whenever \overline{E} and \overline{G} are low and \overline{W} and HSB are high. The address specified on pins A_{0.14} determines which of the 32,768 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of \underline{t}_{AVQV} (READ cycle #1). If the READ is initiated by \overline{E} or \overline{G} , the outputs will be valid at t_{ELQV} or at t_{GLQV} , whichever is later (READ cycle #2). The data outputs will repeatedly respond to address changes within the t_{AVQV} access time without the need for transitions on any control input pins, and will remain valid until another address change or until \overline{E} or \overline{G} is brought high, or \overline{W} or HSB is brought low.

SRAM WRITE

A WRITE cycle is performed whenever \overline{E} and \overline{W} are low and HSB is high. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either \overline{E} or \overline{W} goes high at the end of the cycle. The data on the common I/O pins DQ₀₋₇ will be written into the memory if it is valid t_{DVWH} before the end of a \overline{W} controlled WRITE or t_{DVEH} before the end of an \overline{E} controlled WRITE.

It is recommended that \overline{G} be kept high during the entire WRITE cycle to avoid data bus contention on common I/O lines. If \overline{G} is left low, internal circuitry will turn off the output buffers t_{WLQZ} after \overline{W} goes low.

POWER-UP RECALL

During power up, or after any low-power condition $(V_{CAP} < V_{RESET})$, an internal *RECALL* request will be latched. When V_{CAP} once again exceeds the sense voltage of V_{SWITCH} , a *RECALL* cycle will automatically be initiated and will take $t_{RESTORE}$ to complete.

If the STK14C88-3 is in a WRITE state at the end of power-up *RECALL*, the SRAM data will be corrupted. To help avoid this situation, a 10K Ohm resistor should be connected either between \overline{W} and system V_{cc} or between \overline{E} and system V_{cc} .

SOFTWARE NONVOLATILE STORE

The STK14C88-3 software *STORE* cycle is initiated by executing sequential \overline{E} controlled READ cycles from six specific address locations. During the *STORE* cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. The program operation copies the SRAM data into nonvolatile memory. Once a *STORE* cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for *STORE* initiation, it is important that no other READ or WRITE accesses intervene in the sequence, or the sequence will be aborted and no *STORE* or *RECALL* will take place.

To initiate the software *STORE* cycle, the following READ sequence must be performed:

1.	Read address	0E38 (hex)	Valid READ
2.	Read address	31C7 (hex)	Valid READ
3.	Read address	03E0 (hex)	Valid READ
4.	Read address	3C1F (hex)	Valid READ
5.	Read address	303F (hex)	Valid READ
6.	Read address	0FC0 (hex)	Initiate STORE cycle

The software sequence must be clocked with \overline{E} controlled READs.

Once the sixth address in the sequence has been entered, the *STORE* cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that \overline{G} be low for the sequence to be valid. After the t_{STORE} cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

SOFTWARE NONVOLATILE RECALL

A software *RECALL* cycle is initiated with a sequence of READ operations in a manner similar to the software *STORE* initiation. To initiate the *RECALL* cycle, the following sequence of \overline{E} controlled READ operations must be performed:

1.	Read address	0E38 (hex)	Valid READ
2.	Read address	31C7 (hex)	Valid READ
3.	Read address	03E0 (hex)	Valid READ
4.	Read address	3C1F (hex)	Valid READ
5.	Read address	303F (hex)	Valid READ
6.	Read address	0C63 (hex)	Initiate RECALL cycle


Internally, *RECALL* is a two-step procedure. First, the SRAM data is cleared, and second, the nonvolatile information is transferred into the SRAM cells. After the t_{RECALL} cycle time the SRAM will once again be ready for READ and WRITE operations. The *RECALL* operation in no way alters the data in the nonvolatile elements. The nonvolatile data can be recalled an unlimited number of times.

AutoStore™ OPERATION

During normal *AutoStore*TM operation, the STK14C88-3 will draw current from V_{CCX} to charge a capacitor connected to the V_{CAP} pin. This stored charge will be used by the chip to perform a single *STORE* operation. After power up, when the voltage on the V_{CAP} pin drops below V_{SWITCH}, the part will automatically disconnect the V_{CAP} pin from V_{CCX} and initiate a *STORE* operation.

Figure 2 shows the proper connection of capacitors for automatic store operation. A charge storage capacitor having a capacity of between 68μ F and 220μ F (\pm 20%) rated at 4.7V should be provided.

In order to prevent unneeded *STORE* operations, automatic *STOREs* as well as those initiated by externally driving HSB low, will be ignored unless at least one WRITE operation has taken place since the most recent *STORE* or *RECALL* cycle. Software-initiated *STORE* cycles are performed regardless of whether a WRITE operation has taken place. An optional pull-up resistor is shown connected to HSB. This can be used to signal the system that the *AutoStore*[™] cycle is in progress.



*If HSB is not used, it should be left unconnected.

If the power supply drops faster than 20 μs /volt before V_{CCX} reaches V_{SWITCH} , then a 1 ohm resistor should be inserted between V_{CCX} and the system supply to avoid a momentary excess of current between Vccx and Vcap.

HSB OPERATION

The STK14C88-3 provides the HSB pin for controlling and acknowledging the *STORE* operations. The HSB pin can be used to request a hardware *STORE* cycle. When the HSB pin is driven low, the STK14C88-3 will conditionally initiate a *STORE* operation after t_{DELAY} , an actual *STORE* cycle will only begin if a WRITE to the SRAM took place since the last *STORE* or *RECALL* cycle. The HSB pin also acts as an open drain driver that is internally driven low to indicate a busy condition while the *STORE* (initiated by any means) is in progress.

SRAM READ and WRITE operations that are in progress when HSB is driven low by any means are given time to complete before the *STORE* operation is initiated. After HSB goes low, the STK14C88-3 will continue SRAM operations for t_{DELAY} . During t_{DELAY} multiple SRAM READ operations may take place. If a WRITE is in progress when HSB is pulled low it will be allowed a time, t_{DELAY} to complete. However, any SRAM WRITE cycles requested after HSB goes low will be inhibited until HSB returns high.

The HSB pin can be used to synchronize multiple STK14C88-3s while using a single larger capacitor.

To operate in this mode the HSB pin should be connected together to the HSB pins from the other STK14C88-3s. An external pull-up resistor to + 3.3V is required since HSB acts as an open drain pull down. The V_{CAP} pins from the other STK14C88-3 parts can be tied together and share a single capacitor. The capacitor size must be scaled by the number of devices connected to it. When any one of the STK14C88-3s detects a power loss and asserts HSB, the common HSB pin will cause all parts to request a *STORE* cycle (a *STORE* will take place in those STK14C88-3s that have been written since the last nonvolatile cycle).

During any *STORE* operation, regardless of how it was initiated, the STK14C88-3 will continue to drive the HSB pin low, releasing it only when the *STORE* is complete. Upon completion of the *STORE* operation the STK14C88-3 will remain disabled until the HSB pin returns high.


If HSB is not used, it should be left unconnected.

HARDWARE PROTECT


The STK14C88-3 offers hardware protection against inadvertent *STORE* operation and SRAM WRITES during low-voltage conditions. When $V_{CAP} < V_{SWITCH}$, all externally initiated *STORE* operations and SRAM WRITES will be inhibited.

LOW AVERAGE ACTIVE POWER

The STK14C88-3 draws significantly less current when it is cycled at times longer than 55ns. Figure 3 shows the relationship between I_{cc} and READ cycle time. Worst-case current consumption is shown for both CMOS and TTL input levels (commercial temperature range, V_{cc} = 3.6V, 100% duty cycle on chip enable). Figure 4 shows the same relationship for WRITE cycles. If the chip enable duty cycle is less than 100%, only standby current is drawn when the chip is disabled. The overall average current drawn by the STK14C88-3 depends on the following items: 1) CMOS vs. TTL input levels; 2) the duty cycle of chip enable; 3) the overall cycle rate for accesses; 4) the ratio of READs to WRITEs; 5) the operating temperature; 6) the V_{cc} level; and 7) I/O loading.



ORDERING INFORMATION



Document Revision History

Revision	Date	Summary	
0.0	January 2003	Added 35 nsec device; added HSB operation; current limiting resistor added to Vccx for extreme power-off slew rate	
0.1			
0.2			
0.3	November 2003	Modified pin assignments on 48 SSOP package	