



# High Speed, +3.3V Quad RS-422 Differential Line Driver

- Compatible with the EIA standard for RS-422 serial protocol
- Quad Differential Line Drivers
- Tri-state Output Control
- At Least 60Mbps Transmission Rates
- 6.0ns Typical Driver Propagation Delays
- Less than 1ns Typical Output Skew
- Single +3.3V Supply Operation
- Common Driver Enable Control
- Compatibility with the industry standard 26LV31



## **DESCRIPTION**

The **SP431** is a quad differential line driver that meets the specifications of the EIA standard RS-422 serial protocol. The **SP431** features Sipex's BiCMOS process allowing low power operational characteristics of CMOS technology while meeting all of the demands of the RS-422 serial protocol over 60Mbps under load. The RS-422 protocol allows up to 10 receivers to be connected to a multipoint bus transmission line. The **SP431** features a driver enable control common to all four drivers and a tri-state output. Since the cabling can be as long as 4,000 feet, the RS-422 drivers of the **SP431** are equipped with a wide common-mode output voltage range to accommodate ground potential differences.



# **ABSOLUTE MAXIMUM RATINGS**

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability and cause permanent damage to the device.

V <sub>cc</sub>	0.5V to 7.0V
V <sub>IN</sub> (DC Input Voltage)	1.5V to (V <sub>CC</sub> + 1.5V)
V <sub>OUT</sub> (DC Output Voltage)	0.5V to 7V
I <sub>IK</sub> , I <sub>OK</sub> (Clamp Diode Current)	±20mA
I <sub>OUT</sub> (DC Output Current, per pin)	±150mA
$I_{CC}$ (DC $V_{CC}$ or GND Current, per pin)	±150mA
T <sub>STG</sub> (Storage Temperature Range)	65°C to +150°C
Storage Temperature	65°C to +150°C
Power Dissipation Per Package	
16-pin PDIP (derate 14.3mW/°C above +70°C)	1150mW
16-pin NSOIC (derate 13.6mW/°C above +70°C)	1100mW






Figure 1. SP431 Block Diagram

# **SPECIFICATIONS**

Unless otherwise noted, the following specifications apply for  $V_{CC}$  = +3.0V to +3.6V with  $T_{amb}$  = 25°C and all MIN and MAX limits apply across the recommended operating temperature range.

DC PARAMETERS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Supply Voltage, V <sub>CC</sub>	3.0		3.6	V	
DC Input or Output Voltage, V <sub>IN</sub> or V <sub>OUT</sub>			V <sub>cc</sub>	V	
Input Electrical Characteristics					
Input Rise or Fall Times, t <sub>r</sub> or t <sub>f</sub>		3		ns	
HIGH Level Input Voltage, V <sub>IH</sub>	2.0			V	
LOW Level Input Voltage, V <sub>IL</sub>			0.8	V/	
Output Electrical Characteristics					
HIGH Level Output Voltage, V <sub>OH</sub>	2.5	2.9		\ v \	$V_{IN} = V_{IH}$ or $V_{IL}$ , $I_{OUT} = -20$ mA
LOW Level Output Voltage, V <sub>OL</sub>		0.2	0.5	V	$V_{IN} = V_{IH}$ or $V_{IL}$ , $I_{OUT} = 20$ mA
Differential Output Voltage, V <sub>T</sub>	2.0	2.7		V	$R_{\perp} = 100\Omega$ , Note 1
Difference in Differential Output, $ V_T  - \overline{ V_T }$		<	0.4	V	$R_{L} = 100\Omega$ , Note 1
Common Mode Output Voltage, Vos		^	3.0	V	$R_{L} = 100\Omega$ , Note 1
Difference in Common Mode Output, $ V_{os} - \overline{V_{os}} $	_		0.4	V	$R_{L} = 100\Omega$ , Note 1
Quiescent Supply Current	(			Š	
l <sub>cc</sub>			100	μА	$V_{IN} = V_{CC}$ or GND, Note 2
Tri-state Output Leakage Current, I <sub>oz</sub>		±2.0	$\mathbf{x}$	μΑ	$V_{\text{OUT}} = V_{\text{CC}} \text{ or GND,}$ $\underline{\text{ENABLE}} = V_{\text{IL}},$ $\overline{\text{ENABLE}} = V_{\text{IH}}$
Output Short Circuit Current, I <sub>sc</sub>	-30		-150	mA	$V_{IN} = V_{CC}$ or GND, Notes 1 and 3
Output Leakage Current Power Off		>			
I <sub>OFF</sub>		Y	100	μΑ	$V_{CC} = 0V$ , $V_{OUT} = 6V$ , Note 1
I <sub>OFF</sub>			-100	μΑ	$V_{CC} = 0V, V_{OUT} = -0.25V, Note 1$

**NOTE 1:** Refer to EIA specifications for RS-422 serial protocol for exact test conditions. **NOTE 2:** Measured per input. All other inputs at  $V_{\rm CC}$  or GND.

NOTE 3: This is the current sourced when a high output is shorted to GND. Only one output at a time should be shorted.



# **SPECIFICATIONS** (continued)

Unless otherwise noted, the following specifications apply for  $V_{CC} = +3.0 \text{V}$  to +3.6 V,  $T_{amb} = 25 \,^{\circ}\text{C}$ ,  $t_r \leq 6 \text{ns}$ , and all MIN and MAX limits apply across the recommended operating temperature range.

PARAMETERS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
SWITCHING CHARACTERISTICS					
Propagation Delays, t <sub>PLHD</sub> , t <sub>PHLD</sub>		5		ns	Figure 3
Skew		0.5		ns	Figure 3, Note 4
Differential Ouput Rise and Fall Times, $\mathbf{t}_{\scriptscriptstyle{TLH}},\mathbf{t}_{\scriptscriptstyle{PHL}}$		3		ns	Figure 3
Output Enable Time, t <sub>PZH</sub>		13		ns	Figure 5
Output Enable Time, t <sub>PZL</sub>		8		ns	Figure 5
Output Disable Time, t <sub>PHZ</sub>		8		ns	Figure 5, Note 5
Output Disable Time, t <sub>PLZ</sub>		6	^	ns	Figure 5, Note 5
Power dissipation Capacitance, C <sub>PD</sub>		50		ρĘ	Note 6
Input Capacitance, C <sub>IN</sub>		6		рĘ	

NOTE 4: Skew is defined as the difference in propagation delays between complementary outputs at the 50% input.

**NOTE 5:** Output disable time is the delay from ENABLE or ENABLE being switched to the output transistors turning off. The actual disable times are less than indicated due to the delay added by the RC time constant of the load.

**NOTE 6:**  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = (C_{PD}V_{CC}^2 f) + (I_{CC}V_{CC})$ , and the no load dynamic current consumption,  $I_S = (C_{PD}V_{CC}f) + I_{CC}$ .



# AC TEST CIRCUITS AND SWITCHING TIME WAVEFORMS




Figure 2. AC Test Circuit




Figure 3. Propagation Delays




Figure 4. Driver Single-Ended TRI-STATE Test Circuit




Figure 5. Driver Single-Ended TRI-STATE Waveforms




Figure 6. Differential Rise and Fall Times

#### DESCRIPTION

The **SP431** is a low-power quad differential line driver designed for digital data transmission meeting the specifications of the EIA standard RS-422 serial protocol. The **SP431** features Sipex's BiCMOS process allowing low power operational characteristics of CMOS technology while meeting all of the demands of the RS-422 serial protocol up to 60Mbps under load in harsh environments.

The RS-422 standard is ideal for multi-drop applications and for long-distance communication. The RS-422 protocol allows up to 10 drivers to be connected to a data bus, making it an ideal choice for multi-drop applications. Since the cabling can be as long as 4,000 feet, RS-422 drivers are equipped with a wide common mode output range to accommodate ground potential differences. Because the RS-422 is a differential interface, data is virtually immune to noise in the transmission line.

The **SP431** accepts TTL or CMOS input levels and translates these to RS-422 output levels. The **SP431** features active HIGH and active LOW driver enable controls common to all four driver channels see *Figure 8*. A logic HIGH on the ENABLE pin (pin 4) or a logic LOW on the ENABLE pin (pin 12) will enable the differential driver outputs. A logic LOW on the ENABLE pin (pin 4) or a logic HIGH on the ENABLE pin (pin 12) will tri-state the driver outputs.

The RS-422 line driver outputs feature high source and sink current capability. All drivers are internally protected against short circuits on their outputs. The driver outputs are short-circuit limited to 150mA. The driver output skew times are typically 0.5ns.

To minimize reflections, the multipoint bus transmission line should be terminated at both ends in its characteristic impedance, and stub lengths off the main line should be kept as short as possible.





Figure 7. Two-Wire Balanced System, RS-422

ENABLE	ENABLE	Input	Non- Inverting Output	Inverting Output
LOW	HIGH	don't care	tri-state	tri-state
HIGH	don't care	LOW	LOW	HIGH
don't care	LOW	HIGH	HIGH	LOW

Figure 8. Truth Table, Enable / Disable Function Common to All Four RS-422 Drivers



# **PIN ASSIGNMENTS**

Pin 1 — DI<sub>1</sub> — Driver 1 TTL input.

Pin 2 — D0<sub>1</sub>A — Non-inverted driver output.

Pin 3 — D0<sub>1</sub>B — Inverted driver output.

Pin 4 — ENABLE — Driver output enable, active HIGH.

Pin 5 — D0<sub>2</sub>B — Inverted driver output.

Pin 6 — D0<sub>2</sub>A — Non-inverted driver output.

Pin 7 — DI<sub>2</sub> — Driver 2 TTL input.

Pin 8 — GND — Ground.

Pin 9 — DI<sub>3</sub> — Driver 3 TTL input.

 $Pin 10 - D0_3A$  — Non-inverted driver output.

Pin 11 —  $D0_3B$  — Inverted driver output.

Pin 12 — ENABLE — Driver output enable, active LOW.


Pin 13 — D0<sub>4</sub>B — Inverted driver output.

Pin 14 — D0<sub>4</sub>A — Non-inverted driver output.

Pin 15 — DI<sub>4</sub> — Driver 4 TTL input.

Pin 16 —  $V_{CC}$  — +3.0V to +3.6V power supply.

# TYPICAL PERFORMANCE CHARACTERISTICS



 ${\it Figure~9.~Differential~Propagation~Delay~Vs.~Temperature}$ 




Figure 10. Differential Propagation Delay Vs. Temperature




Figure 11. Differential Skew Vs. Temperature



Figure 12. Differential Skew Vs. Power Supply Voltage



 ${\it Figure~13.~Differential~Transition~Time~Vs.~Temperature}$ 




Figure 14. Differential Transition Time Vs. Power Supply Voltage





Figure 15. Complementary Skew Vs. Temperature



Figure 16. Complementary Skew Vs. Power Supply Voltage






Figure 18. Differential Output Voltage Vs. Output Current




Figure 19. Output High Voltage Vs. Output High Current



Figure 20. Output High Voltage Vs. Output High Current




Figure 21. Output Low Voltage Vs. Output Low Current




Figure 22. Output Low Voltage Vs. Output Low Current




Figure 23. Supply Current Vs. Temperature




Figure 24. Supply Current Vs. Power Supply Voltage




Figure 25. No Load Supply Current Vs. Data Rate




Figure 26. Loaded Supply Current Vs. Data Rate






Figure 27. Output Short Circuit Current Vs. Temperature

# **TBD**

Figure 28. Output Short Circuit Current Vs. Power Supply Voltage





# ORDERING INFORMATION Model ...... Temperature Range ...... **SP431CP** ...... 0°C to +70°C ..... SP431CN .......0°C to +70°C .....

16-pin Plastic DIP ..... 16-pinNarrow SOIC Please consult the factory for pricing and availability on a Tape-On-Reel option.



## SIGNAL PROCESSING EXCELLENCE

#### Sipex Corporation

Headquarters and Sales Office 22 Linnell Circle Billerica, MA 01821 TEL: (978) 667-8700 FAX: (978) 670-9001 e-mail: sales@sipex.com

Sales Office 233 South Hillylew Drive

Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600

#### European Sales Offices:

ENGLAND: Sipex Corporation 2 Linden House Turk Street Alton Hampshire GU34 IAN England/

TEL: 44-1420-549527 FAX: 44-1420-542700 e-mail: mikeb@sipex.co.uk

#### GERMANY:

Sipex GmbH Gautinger Strasse 10 82319 Starnberg TEL: 49.81.51.89810 FAX: 49.81.51.29598

e-mail: sipex-starnberg@t-online.de

#### Far East:

#### JAPAN:

Nippon Sipex Corporation Yahagi No. 2 Building 3-5-3 Uchikanda, Chiyoda-ku Tokyo 101 TEL: 81.3.3256.0577 FAX: 81.3.3256.0621

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described hereing; neither does it convey any license under its patent rights nor the rights of others.