




NDP410A / NDP410AE / NDP410B / NDP410BE NDB410A / NDB410AE / NDB410B / NDB410BE N-Channel Enhancement Mode Field Effect Transistor

General Description

These N-channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as automotive, DC/DC converters, PWM motor controls, and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- 9 and 8A, 100V. $R_{DS(ON)} = 0.25$ and 0.30Ω .
- Critical DC electrical parameters specified at elevated temperature.
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor.
- 175°C maximum junction temperature rating.
- High density cell design (3 million/in²) for extremely low $R_{DS(ON)}$.
- TO-220 and TO-263 (D²PAK) package for both through hole and surface mount applications.



Absolute Maximum Ratings

$T_c = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	NDP410A	NDP410AE	NDP410B	NDP410BE	Units
		NDB410A	NDB410AE	NDB410B	NDB410BE	
V_{DSS}	Drain-Source Voltage	100				V
V_{DGR}	Drain-Gate Voltage ($R_{GS} \leq 1\text{ M}\Omega$)	100				V
V_{GSS}	Gate-Source Voltage - Continuous	± 20				V
	- Nonrepetitive ($t_p < 50\ \mu\text{s}$)	± 40				V
I_D	Drain Current - Continuous	9		8		A
	- Pulsed	36		32		A
P_D	Total Power Dissipation @ $T_c = 25^\circ\text{C}$	50				W
	Derate above 25°C	0.33				W/ $^\circ\text{C}$
T_J, T_{STG}	Operating and Storage Temperature Range	-65 to 175				$^\circ\text{C}$
T_L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	275				$^\circ\text{C}$

Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Type	Min	Typ	Max	Units	
DRAIN-SOURCE AVALANCHE RATINGS (Note 1)								
E_{AS}	Single Pulse Drain-Source Avalanche Energy	$V_{DD} = 25\text{ V}, I_D = 9\text{ A}$	NDP410AE NDP410BE			50	mJ	
I_{AR}	Maximum Drain-Source Avalanche Current		NDB410AE NDB410BE			9	A	
OFF CHARACTERISTICS								
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$	ALL	100			V	
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 100\text{ V},$ $V_{GS} = 0\text{ V}$				250	μA	
						1	mA	
I_{GSSF}	Gate - Body Leakage, Forward	$V_{GS} = 20\text{ V}, V_{DS} = 0\text{ V}$	ALL			100	nA	
I_{GSSR}	Gate - Body Leakage, Reverse	$V_{GS} = -20\text{ V}, V_{DS} = 0\text{ V}$	ALL			-100	nA	
ON CHARACTERISTICS (Note 2)								
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS},$ $I_D = 250\ \mu\text{A}$		ALL	2	2.9	4	V
					1.4	2.3	3.6	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance	$V_{GS} = 10\text{ V},$ $I_D = 4.5\text{ A}$		NDP410A NDP410AE NDB410A NDB410AE		0.2	0.25	Ω
						0.38	0.5	Ω
							0.3	Ω
$I_{D(on)}$	On-State Drain Current	$V_{GS} = 10\text{ V}, V_{DS} = 10\text{ V}$		NDP410A NDP410AE NDB410A NDB410AE	9			A
						8		
g_{FS}	Forward Transconductance	$V_{DS} = 10\text{ V}, I_D = 4.5\text{ A}$	ALL	3	4.8		S	
DYNAMIC CHARACTERISTICS								
C_{ISS}	Input Capacitance	$V_{DS} = 25\text{ V}, V_{GS} = 0\text{ V},$ $f = 1.0\text{ MHz}$	ALL		385	500	pF	
C_{OSS}	Output Capacitance		ALL		80	100	pF	
C_{RSS}	Reverse Transfer Capacitance		ALL		20	30	pF	

Electrical Characteristics (T_c = 25°C unless otherwise noted)

Symbol	Parameter	Conditions	Type	Min	Typ	Max	Units	
SWITCHING CHARACTERISTICS (Note 2)								
t _{D(ON)}	Turn - On Delay Time	V _{DD} = 50 V, I _D = 9 A, V _{GS} = 10 V, R _{GEN} = 24 Ω	ALL		7.5	20	nS	
t _r	Turn - On Rise Time		ALL		29	50	nS	
t _{D(OFF)}	Turn - Off Delay Time		ALL		26	45	nS	
t _f	Turn - Off Fall Time		ALL		24	45	nS	
Q _g	Total Gate Charge	V _{DS} = 80 V, I _D = 9 A, V _{GS} = 10V	ALL		11.6	17	nC	
Q _{gs}	Gate-Source Charge		ALL		2.3		nC	
Q _{gd}	Gate-Drain Charge		ALL		5		nC	
DRAIN-SOURCE DIODE CHARACTERISTICS								
I _S	Maximum Continuous Drain-Source Diode Forward Current		NDP410A NDP410AE NDB410A NDB410AE			9	A	
			NDP410B NDP410BE NDB410B NDB410BE			8	A	
I _{SM}	Maximum Pulsed Drain-Source Diode Forward Current		NDP410A NDP410AE NDB410A NDB410AE			36	A	
			NDP410B NDP410BE NDB410B NDB410BE			32	A	
V _{SD} (Note 2)	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 4.5 A	ALL	T _J = 125°C		0.87	1.3	V
						0.75	1.2	V
t _{rr}	Reverse Recovery Time	V _{GS} = 0 V, I _S = 9 A, di _S /dt = 100 A/μs	ALL		85	120	ns	
I _{rr}	Reverse Recovery Current		ALL		6	9	A	
THERMAL CHARACTERISTICS								
R _{θJC}	Thermal Resistance, Junction-to-Case		ALL			3	°C/W	
R _{θJA}	Thermal Resistance, Junction-to-Ambient		ALL			62.5	°C/W	

Notes:

1. NDP410A/410B and NDB410A/410B are not rated for operation in avalanche mode.
2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Gate Voltage and Drain Current.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Drain Current and Temperature.




Figure 5. Transfer Characteristics.




Figure 6. Gate Threshold Variation with Temperature.

Typical Electrical Characteristics (continued)




Figure 7. Breakdown Voltage Variation with Temperature.




Figure 8. Body Diode Forward Voltage Variation with Current and Temperature.




Figure 9. Capacitance Characteristics.




Figure 10. Gate Charge Characteristics.




Figure 11. Switching Test Circuit.




Figure 12. Switching Waveforms.

Typical Electrical Characteristics (continued)




Figure 13. Transconductance Variation with Drain Current and Temperature.




Figure 14. Unclamped Inductive Load Circuit and Waveforms.




Figure 15. Maximum Safe Operating Area.




Figure 16. Transient Thermal Response Curve.