



## DDR Phase Lock Loop Clock Driver

### Recommended Application:

DDR Clock Driver


### Product Description/Features:

- Low skew, low jitter PLL clock driver
- I<sup>2</sup>C for functional and output control
- Feedback pins for input to output synchronization
- Spread Spectrum tolerant inputs

### Switching Characteristics:


- PEAK - PEAK jitter (66MHz): <120ps
- PEAK - PEAK jitter (>100MHz): <75ps
- CYCLE - CYCLE jitter (66MHz): <120ps
- CYCLE - CYCLE jitter (>100MHz): <65ps
- OUTPUT - OUTPUT skew: <100ps
- DUTY CYCLE: 49.5% - 50.5%
- Slew rate: 1V/ns - 2V/ns

### Pin Configuration



**48-Pin TSSOP**

### Block Diagram



### Functionality

AVDD	INPUTS		OUTPUTS				PLL State
	CLK_INT	CLK_INC	CLKT	CLKC	FB_OUTT	FB_OUTC	
2.5V (nom)	L	H	L	H	L	H	on
2.5V (nom)	H	L	H	L	H	L	on
2.5V (nom)	<20MHz <sup>(1)</sup>		Z	Z	Z	Z	off



## Pin Descriptions

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1, 7, 8, 18, 24, 25, 31, 41, 42, 48	GND	PWR	Ground
26, 30, 40, 43, 47, 23, 19, 9, 6, 2	CLKC(9:0)	OUT	"Complementary" clocks of differential pair outputs.
27, 29, 39, 44, 46, 22, 20, 10, 5, 3	CLKT(9:0)	OUT	"True" Clock of differential pair outputs.
4, 11, 21, 28, 34, 38, 45,	VDD	PWR	Power supply 2.5V
12	SCLK	IN	Clock input of I <sup>2</sup> C input, 5V tolerant input
13	CLK_INT	IN	"True" reference clock input
14	CLK_INC	IN	"Complementary" reference clock input
15	VDDI <sup>2</sup> C	PWR	3.3V power for I <sup>2</sup> C
16	AVDD	PWR	Analog power supply, 2.5V
17	AGND	PWR	Analog ground.
32	FB_OUTC	OUT	"Complementary" Feedback output, dedicated for external feedback. It switches at the same frequency as the CLK. This output must be wired to FB_INC.
33	FB_OUTT	OUT	"True" Feedback output, dedicated for external feedback. It switches at the same frequency as the CLK. This output must be wired to FB_INT.
35	FB_INT	IN	"True" Feedback input, provides feedback signal to the internal PLL for synchronization with CLK_INT to eliminate phase error.
36	FB_INC	IN	"Complementary" Feedback input, provides signal to the internal PLL for synchronization with CLK_INC to eliminate phase error.
37	SDATA	IN	Data input for I <sup>2</sup> C serial input, 5V tolerant input



**Byte 0: Output Control**  
(1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	3, 2	1	CLKT0, CLKC0
Bit 6	5, 6	1	CLKT1, CLKC1
Bit 5	10, 9	1	CLKT2, CLKC2
Bit 4	20, 19	1	CLKT3, CLKC3
Bit 3	22, 23	1	CLKT4, CLKC4
Bit 2	46, 47	1	CLKT5, CLKC5
Bit 1	44, 43	1	CLKT6, CLKC6
Bit 0	39, 40	1	CLKT7, CLKC7

**Byte 1: Output Control**  
(1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	29, 30	1	CLKT8, CLKC8
Bit 6	27, 26	1	CLKT9, CLKC9
Bit 5	-	1	Reserved
Bit 4	-	1	Reserved
Bit 3	-	1	Reserved
Bit 2	-	1	Reserved
Bit 1	-	1	Reserved
Bit 0	-	1	Reserved

**Byte 2: Reserved**  
(1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	Reserved
Bit 6	-	1	Reserved
Bit 5	-	1	Reserved
Bit 4	-	1	Reserved
Bit 3	-	1	Reserved
Bit 2	-	1	Reserved
Bit 1	-	1	Reserved
Bit 0	-	1	Reserved

**Byte 3: Reserved**  
(1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	Reserved
Bit 6	-	1	Reserved
Bit 5	-	1	Reserved
Bit 4	-	1	Reserved
Bit 3	-	1	Reserved
Bit 2	-	1	Reserved
Bit 1	-	1	Reserved
Bit 0	-	1	Reserved

**Byte 4: Reserved**  
(1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	Reserved
Bit 6	-	1	Reserved
Bit 5	-	1	Reserved
Bit 4	-	1	Reserved
Bit 3	-	1	Reserved
Bit 2	-	1	Reserved
Bit 1	-	1	Reserved
Bit 0	-	1	Reserved

**Byte 5: Reserved**  
(1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit7	-	0	Reserved (Note)
Bit6	-	0	Reserved (Note)
Bit5	-	0	Reserved (Note)
Bit4	-	0	Reserved (Note)
Bit3	-	0	Reserved (Note)
Bit2	-	1	Reserved (Note)
Bit1	-	1	Reserved (Note)
Bit0	-	0	Reserved (Note)

**Note:** Don't write into this register, writing into this register can cause malfunction



## Absolute Maximum Ratings

Supply Voltage (VDD & AVDD) . . . . .	-0.5V to 3.6V
Logic Inputs . . . . .	GND –0.5 V to V <sub>DD</sub> + 0.5 V
Ambient Operating Temperature . . . . .	0°C to +85°C
Storage Temperature . . . . .	–65°C to +150°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

## Electrical Characteristics - Input / Supply / Common Output Parameters

T<sub>A</sub> = 0 - 85°C; Supply Voltage A<sub>VDD</sub>, V<sub>DD</sub> = 2.5V +/- 0.2V (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Current	I <sub>IH</sub>	V <sub>IN</sub> = V <sub>DD</sub> or GND	5			μA
Input Low Current	I <sub>IL</sub>	V <sub>IN</sub> = V <sub>DD</sub> or GND			5	μA
Operating Supply Current	I <sub>DD2.5</sub>	CL = 0pF @ 100MHz		185	210	mA
	I <sub>DDPD</sub>	CL = 0pF @ 100MHz		0.15	100	mA
Output High Current	I <sub>OH</sub>	V <sub>DD</sub> = 2.3V, V <sub>OUT</sub> = 1V	-18	-32		mA
Output Low Current	I <sub>OL</sub>	V <sub>DD</sub> = 2.3V, V <sub>OUT</sub> = 1.2V	26	35		mA
High Impedance Output Current	I <sub>OZ</sub>	V <sub>DD</sub> =2.7V, V <sub>OUT</sub> =V <sub>DD</sub> or GND		0.1	±10	μA
Input Clamp Voltage	V <sub>IK</sub>	V <sub>DDQ</sub> = 2.3V I <sub>IN</sub> = -18mA			-1.2	V
High-level output voltage	V <sub>OH</sub>	V <sub>DD</sub> = min to max, I <sub>OH</sub> = -1 mA	V <sub>DDQ</sub> - 0.1	2.45		V
		V <sub>DDQ</sub> = 2.3V, I <sub>OH</sub> = -12 mA	1.7	2.10		V
Low-level output voltage	V <sub>OL</sub>	V <sub>DD</sub> = min to max I <sub>OL</sub> =1 mA		0.05	0.1	V
		V <sub>DDQ</sub> = 2.3 V I <sub>OL</sub> =12 mA		0.35	0.6	V
Input Capacitance <sup>1</sup>	C <sub>IN</sub>	V <sub>IN</sub> = GND or V <sub>DD</sub>		3		pF
Output Capacitance <sup>1</sup>	C <sub>OUT</sub>	V <sub>OUT</sub> = GND or V <sub>DD</sub>		3		pF

<sup>1</sup>Guaranteed by design, not 100% tested in production.



### Recommended Operating Condition (see note1)

$T_A = 0 - 85^\circ\text{C}$ ; Supply Voltage  $A_{VDD}$ ,  $V_{DD} = 2.5\text{V} \pm 0.2\text{V}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Analog/core Supply Voltage	$V_{DDQ}$ , $A_{VDD}$		2.3	2.5	2.7	
	$V_{DDI2C}$		2.3		3.6	V
Input voltage level	$V_{IL}$		-0.3	0	$V_{DD}-0.4$	V
	$V_{IH}$		0.4	0.71	$V_{DD}+0.3$	V
Input differential-pair voltage swing <sup>1</sup>	$V_{ID}$	DC - CLK, FB_INT	0.36		$V_{DDQ} + 0.6$	V
		AC - CLK, FB_INT	0.5		$V_{DDQ} + 0.6$	V
Input differential crossing voltage	$V_{IX}$		$0.45 \times (V_{IH} - V_{IL})$		$0.55 \times (V_{IH} - V_{IL})$	V
Output differential crossing voltage	$V_{OX}$		$V_{DDQ}/2 - 0.2$	1.25	$V_{DDQ}/2 + 0.2$	V

<sup>1</sup> Differential input signal voltage specifies the differential voltage [ $V_{TR} - V_{CP}$ ] required for switching, where  $V_{TR}$  is the true input level and  $V_{CP}$  is the complementary input level.

### Timing Requirements

$T_A = 0 - 85^\circ\text{C}$ ; Supply Voltage  $A_{VDD}$ ,  $V_{DD} = 2.5\text{V} \pm 0.2\text{V}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS
Max clock frequency	$\text{freq}_{op}$	$2.5\text{V} + 0.2\text{V} @ 25^\circ\text{C}$	33	270	MHz
Application Frequency Range	$\text{freq}_{App}$	$2.5\text{V} + 0.2\text{V} @ 25^\circ\text{C}$	60	170	MHz
Input clock duty cycle	$d_{tin}$		40	60	%
CLK stabilization	$T_{STAB}$	from $V_{DD} = 3.3\text{V}$ to 1% target freq.		100	$\mu\text{s}$



### Switching Characteristics

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS
Low-to high level propagation delay time	$t_{PLH}^1$	CLK_IN to any output		3.5		ns
High-to low level propagation delay time	$t_{PHL}^1$	CLK_IN to any output		3.5		ns
Output enable time	$t_{EN}$	PD# to any output		3		ns
Output disable time	$t_{dis}$	PD# to any output		3		ns
Period Jitter		100/133/166MHz	-40	$\pm 25$	40	ps
Half-period jitter	$t(jit\_hper)$	100/133/166MHz	-120	$\pm 50$	100	ps
Cycle to Cycle Jitter1	$T_{cyc}-T_{cyc}$	100/133/166MHz		30	65	ps
Phase error	$t_{(phase\ error)}$	100/133/166Mhz	-150	-100	150	ps
Output to Output Skew	$T_{skew}$			60	100	ps
Pulse skew	$T_{skewp}$			60	100	ps
Duty cycle	$DC^2$	66MHz to 100MHz	49.5	50	50.5	%
		101MHz to 133MHz	48.5	49	50	%
		135MHz to 167MHz	48.5	49	50	%
Slew Rate	$t_{SLEW}$	Load = 120 $\Omega$ /14pF	1	1.9	2	ps

#### Notes:

1. Refers to transition on noninverting outputs in PLL bypass mode.
2. While the pulse skew is almost constant over frequency, the duty cycle error increases at high frequencies. This is due to the formula: duty cycle= $t_{WH}/t_C$ , where the cycle ( $t_C$ ) decreases as the frequency goes up.



## General I<sup>2</sup>C serial interface information

The information in this section assumes familiarity with I<sup>2</sup>C programming.  
For more information, contact ICS for an I<sup>2</sup>C programming application note.

### How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2<sub>(H)</sub>
- ICS clock will *acknowledge*
- Controller (host) sends a dummy command code
- ICS clock will *acknowledge*
- Controller (host) sends a dummy byte count
- ICS clock will *acknowledge*
- Controller (host) starts sending first byte (Byte 0) through byte 5
- ICS clock will *acknowledge* each byte *one at a time*.
- Controller (host) sends a Stop bit

How to Write:	
Controller (Host)	ICS (Slave/Receiver)
Start Bit	
Address D2 <sub>(H)</sub>	
	<b>ACK</b>
Dummy Command Code	
	<b>ACK</b>
Dummy Byte Count	
	<b>ACK</b>
Byte 0	
	<b>ACK</b>
Byte 1	
	<b>ACK</b>
Byte 2	
	<b>ACK</b>
Byte 3	
	<b>ACK</b>
Byte 4	
	<b>ACK</b>
Byte 5	
	<b>ACK</b>
Stop Bit	

### How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the read address D3<sub>(H)</sub>
- ICS clock will *acknowledge*
- ICS clock will send the *byte count*
- Controller (host) acknowledges
- ICS clock sends first byte (*Byte 0*) through *byte 5*
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

How to Read:	
Controller (Host)	ICS (Slave/Receiver)
Start Bit	
Address D3 <sub>(H)</sub>	
	<b>ACK</b>
	<b>Byte Count</b>
ACK	
	<b>Byte 0</b>
ACK	
	<b>Byte 1</b>
ACK	
	<b>Byte 2</b>
ACK	
	<b>Byte 3</b>
ACK	
	<b>Byte 4</b>
ACK	
	<b>Byte 5</b>
ACK	
Stop Bit	

### Notes:

1. The ICS clock generator is a slave/receiver, I<sup>2</sup>C component. It can read back the data stored in the latches for verification. **Read-Back will support Intel PIIX4 "Block-Read" protocol.**
2. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
3. The input is operating at 3.3V logic levels.
4. The data byte format is 8 bit bytes.
5. To simplify the clock generator I<sup>2</sup>C interface, the protocol is set to use only "**Block-Writes**" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
6. At power-on, all registers are set to a default condition, as shown.




## Recommended Layout for the ICS93701

### General Layout Precautions:


Use copper flooded ground on the top signal layer under the clock buffer. The area under U1 on the right is an example. Flood over the ground vias.

- 1) Use power vias for power and ground. Vias 20 mil or larger in diameter have lower high frequency impedance. Vias for signals may be minimum drill size.
- 2) Make all power and ground traces are as wide as the via pad for lower inductance.
- 3) VAA for pin 16 has a low pass RC filter to decouple the digital and analog supplies. The 4.7uF capacitors may be replaced with a single low ESR device with the same total capacitance. VAA is routed on a outside signal layer. Do not cut a power or ground plane and route in it.
- 4) Notice that ground vias are never shared.
- 5) When ever possible, VCC (net V2P5 in the schematic) pins have a decoupling capacitor. Power is always routed from the plane connection via to the capacitor pad to the VCC pin on the clock buffer. Moats or plane cuts are not used to isolate power.
- 6) Differential mode clock output traces are routed:
  - a. With a ground trace between the pairs. Trace is grounded on both ends.
  - b. Without a ground trace, clock pairs are routed with a separation of at least 5 times the thickness of the dielectric. If the dielectric thickness is 4.5 mil, the trace separation is at least 18 mils.




### Component Values:

Ref Desg.	Value	Description	Package
C1, C4, C5, C7, C11, C12	.01uF	CERAMIC MLC	0603
C2, C3, C8, C9	4.7uF	CERAMIC MLC	1206
C10	.22uF	CERAMIC MLC	0603
C6	2200pF	CERAMIC MLC	0603
R12	120 Ω		0603
R9	4.7 Ω		0603
U1		ICS93701AG	TSSOP48







**6.10 mm. Body, 0.50 mm. Pitch TSSOP  
(240 mil) (20 mil)**

SYMBOL	In Millimeters		In Inches	
	COMMON DIMENSIONS	COMMON DIMENSIONS	COMMON DIMENSIONS	COMMON DIMENSIONS
A	--	1.20	--	.047
A1	0.05	0.15	.002	.006
A2	0.80	1.05	.032	.041
b	0.17	0.27	.007	.011
c	0.09	0.20	.0035	.008
D	SEE VARIATIONS		SEE VARIATIONS	
E	8.10 BASIC		0.319 BASIC	
E1	6.00	6.20	.236	.244
e	0.50 BASIC		0.020 BASIC	
L	0.45	0.75	.018	.030
N	SEE VARIATIONS		SEE VARIATIONS	
$\alpha$	0°	8°	0°	8°
aaa	--	0.10	--	.004

**VARIATIONS**

N	D mm.		D (inch)	
	MIN	MAX	MIN	MAX
48	12.40	12.60	.488	.496

Reference Doc.: JEDEC Publication 95, MO-153

10-0039

## Ordering Information

### ICS93701yGT

Example:

**ICS XXXX y G - PPP - T**

- Designation for tape and reel packaging
- Pattern Number (2 or 3 digit number for parts with ROM code patterns)
- Package Type  
G = TSSOP
- Revision Designator (will not correlate with datasheet revision)
- Device Type (consists of 3 or 4 digit numbers)
- Prefix  
ICS, AV = Standard Device