

Low Cost DDR Phase Lock Loop Zero Delay Buffer

Recommended Application:

DDR Zero Delay Clock Buffer

Product Description/Features:

- Low skew, low jitter PLL clock driver
- Max frequency supported = 266MHz (DDR 533)
- I²C for functional and output control
- Feedback pins for input to output synchronization
- Spread Spectrum tolerant inputs
- 3.3V tolerant CLK_INT/C input

Switching Characteristics:


- CYCLE CYCLE jitter: <100psOUTPUT OUTPUT skew: <100ps
- DUTY CYCLE: 48% 52%

Pin Configuration

_			_
DDRC0	1	28	GND
DDRT0	2	27	DDRC5
VDD	3	26	DDRT5
DDRT1	4	25	DDRC4
DDRC1	5	ဖ 24	DDRT4
GND	6		VDD
SCLK	7	1 22	SDATA
CLK_INT	8	<u>ඉ</u> 21	FB_INC
CLK_INC	9	S 20	FB_INT
VDDA	10	⊆ 19	FB_OUTT
GND	11	18	FB_OUTC
VDD	12	17	DDRT3
DDRT2	13	16	DDRC3
DDRC2	14	15	GND
-		•	•

28-Pin 209mil SSOP

Block Diagram



Functionality

IN	IPUTS		PLL State		
AVDD	CLK_INT	CLKT	CLKC	FB_OUTT	PLL State
2.5V (nom)	L	L	Н	L	on
2.5V (nom)	Н	Н	L	Н	on

0793A-03/08/05

ICS93776



Pin Descriptions

PIN#	PIN NAME	PIN TYPE	DESCRIPTION	
1	DDRC0	OUT	"Complementary" Clock of differential pair output.	
2	DDRT0	OUT	"True" Clock of differential pair output.	
3	VDD	PWR	Power supply, nominal 2.5V	
4	DDRT1	OUT	"True" Clock of differential pair output.	
5	DDRC1	OUT	"Complementary" Clock of differential pair output.	
6	GND	PWR	Ground pin.	
7	SCLK	IN	Clock pin of SMBus circuitry, 5V tolerant.	
8	CLK_INT	IN	"True" reference clock input.	
9	CLK_INC	IN	"Complementary" reference clock input.	
10	VDDA	PWR	2.5V power for the PLL core.	
11	GND	PWR	Ground pin.	
12	VDD	PWR	Power supply, nominal 2.5V	
13	DDRT2	OUT	"True" Clock of differential pair output.	
14	DDRC2	OUT	"Complementary" Clock of differential pair output.	
15	GND	PWR	Ground pin.	
16	DDRC3	OUT	"Complementary" Clock of differential pair output.	
17	DDRT3	OUT	"True" Clock of differential pair output.	
18	FB_OUTC	OUT	Complement single-ended feedback output, dedicated external feedback. It switches at the same frequency as other DDR outputs, This output must be connect to FB_INC.	
19	FB_OUTT	OUT	True single-ended feedback output, dedicated external feedback. It switches at the same frequency as other DDR outputs, This output must be connect to FB_INT.	
20	FB_INT	IN	True single-ended feedback input, provides feedback signal to internal PLL for synchronization with CLK_INT to eliminate phase error.	
21	FB_INC	IN	Complement single-ended feedback input, provides feedback signal to internal PLL for synchronization with CLK_INT to eliminate phase error.	
22	SDATA	I/O	Data pin for SMBus circuitry, 5V tolerant.	
23	VDD	PWR	Power supply, nominal 2.5V	
24	DDRT4	OUT	"True" Clock of differential pair output.	
25	DDRC4	OUT	"Complementary" Clock of differential pair output.	
26	DDRT5	OUT	"True" Clock of differential pair output.	
27	DDRC5	OUT	"Complementary" Clock of differential pair output.	
28	GND	PWR	Ground pin.	



Absolute Maximum Ratings

Supply Voltage (VDD & AVDD).....--0.5V to 3.6V

Logic Inputs GND -0.5 V to V_{DD} +0.5 V

Ambient Operating Temperature...... 0°C to +85°C Storage Temperature..... -65°C to +150°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Electrical Characteristics - Input / Supply / Common Output parameters

 $T_A = 0 - 70$ °C; Supply Voltage AV_{DD}, $V_{DD} = 2.50$ V ± 0.20V (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		$R_T = 120W$, $C_L = 12 pF$ at $100MHz$			300	mA
Operating Supply Current	I _{DD2.5}	$R_T = 120W$, $C_L = 12 pF$ at 133MHz			300	IIIA
	I _{DDPD}	CL=0 pF			100	mA
Output High Current	I _{OH}	$V_{DD} = 2.5V, V_{OUT} = 1V$	-48		-29	mA
Output Low Current	I _{OL}	$V_{DD} = 2.5V, V_{OUT} = 1.2V$	29		37	mA
High Impedance Ouptut Current	I _{OZ}	$V_{DD} = 2.7V$, $V_{OUT} = V_{DD}$ or GND			10	mA
High-level Output Voltage	V _{OH}	V_{DD} = min to max, I_{OH} = -1mA	2			V
- iigi i oroi o aipai roilage	- 011	$V_{DD} = 2.3V, I_{OH} = -12mA$				
Low-level Output Voltage	V	V_{DD} = min to max, I_{OH} = 1mA			0.1	V
Low-level Output Voltage	V _{OL}	$V_{DD} = 2.3V, I_{OH} = 12mA$			0.4	
Output Capacitance ¹	C _{OUT}	$V_I = V_{DD}$ or GND				pF

^{1.} Guaranteed by design, not 100% tested in production.

Recommended Operation Conditions

 $T_A = 0 - 70$ °C; Supply Voltage AV_{DD}, $V_{DD} = 2.50$ V ± 0.20V (unless otherwise stated)

		· · · · · · · · · · · · · · · · · · ·				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Analog / Core Supply Voltage	AV_DD		2.3		2.7	V
Input Voltage Level	V_{IN}		2		3	V

ICS93776



Timing Requirements

 $T_A = 0 - 70$ °C; Supply Voltage AV_{DD}, $V_{DD} = 2.50$ V (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Clock Frequency ¹	freq _{op}	Input Voltage level: 0-2.50V	22		340	MHz
Input Clock Duty Cycle ¹	d _{tin}		40	50	60	%
Clock Stabilization ¹	t _{STAB}	from VDD = 2.5V to 1% target frequency			100	μS

^{1.} Guaranteed by design, not 100% tested in production.

Switching Characteristics

 $T_A = 0 - 70^{\circ}C$; Supply Voltage AV_{DD}, $V_{DD} = 2.50V \pm 0.20V$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Cycle to cycle Jitter ^{1,2}	t _{c-c}	66 MHz to 266 MHz			100	ps
Phase Error ¹	t_pe		-150		150	ps
Output to output Skew ¹	T_{skew}				100	ps
Duty Cycle (Sign Ended) ^{1,3}	DC	66 MHz to 267 MHz	48		52	%
Rise Time, Fall Time ⁴	t_R , t_f	Load=120Ω/14pF			950	ps
Output Differential Pair	V_{OC}	V _{DD} =2.50V	1.23		1.32	V
Crossing Voltage	♥ OC	V DD−2.30 V	1.23		1.32	٧

- 1. Guaranteed by design, not 100% tested in production.
- 2. Refers to transistion on non-inverting period.
- 3. While the pulse skew is almost constant over frequency, the duty cycle error increases at higher frequencies. This is due to the formular: duty_cycle=t_{wH}/t_C, where the cycle time (t_C)decreases as the frequency increases.



General SMBus serial interface information

How to Write:

- · Controller (host) sends a start bit.
- Controller (host) sends the write address D4 (H)
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) sends the data byte count = X
- ICS clock will acknowledge
- Controller (host) starts sending Byte N through Byte N + X -1 (see Note 2)
- ICS clock will acknowledge each byte one at a time
- · Controller (host) sends a Stop bit

Index Block Write Operation							
Cor	troller (Host)	ICS (Slave/Receiver)					
Т	starT bit						
Slave	e Address D4 _(H)						
WR	WRite						
			ACK				
Begi	nning Byte = N						
			ACK				
Data	Byte Count = X						
			ACK				
Begin	ning Byte N						
			ACK				
	0	ţe					
	0	X Byte	0				
	0	×	0				
			0				
Byte	e N + X - 1						
			ACK				
Р	stoP bit						

How to Read:

- · Controller (host) will send start bit.
- Controller (host) sends the write address D4 (H)
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) will send a separate start bit.
- Controller (host) sends the read address D5 (H)
- ICS clock will *acknowledge*
- ICS clock will send the data byte count = X
- ICS clock sends Byte N + X -1
- ICS clock sends Byte 0 through byte X (if X_(H) was written to byte 8).
- · Controller (host) will need to acknowledge each byte
- · Controllor (host) will send a not acknowledge bit
- · Controller (host) will send a stop bit

Ind	Index Block Read Operation									
Con	troller (Host)	IC	S (Slave/Receiver)							
Т	starT bit									
Slave	Address D4 _(H)									
WR	WRite									
	•		ACK							
Begir	nning Byte = N									
			ACK							
RT	Repeat starT									
Slave	Address D5 _(H)									
RD	ReaD									
	•		ACK							
		D	ata Byte Count = X							
	ACK									
			Beginning Byte N							
	ACK									
		ЭĘ.	0							
	0	X Byte	0							
	0	~	0							
	. 0									
	r		Byte N + X - 1							
N	Not acknowledge									
Р	stoP bit									

0793A-03/08/05



Bytes 2 to 6 are reseved power up default = 1. This allows operation with main clock.


BYTE		Affected Pin	Control Function	Туре	Bit Co	ntrol	
0	Pin #	Name	Control i dilettori	Type	0	1	PWD
Bit 7	2, 1	DDR0(T&C)	Output Control	RW	DISABLE	ENABLE	1
Bit 6	4, 5	DDR1(T&C)	Output Control	RW	DISABLE	ENABLE	1
Bit 5	-	-	Reserved	Х	-	-	1
Bit 4	-	-	Reserved	Х	-	-	1
Bit 3	13, 14	DDR2(T&C)	Output Control	RW	DISABLE	ENABLE	1
Bit 2	26, 27	DDR5(T&C)	Output Control	RW	DISABLE	ENABLE	1
Bit 1	-	-	Reserved	Х	-	-	1
Bit 0	24, 25	DDR4(T&C)	Output Control	RW	DISABLE	ENABLE	1

Note: PWD = Power Up Default

BYTE		Affected Pin	Control Function	Туре	Bit Co	ontrol	
1	Pin #	Name	Control i dilettori	Type	0	1	PWD
Bit 7		-	Reserved	Х	-	-	1
Bit 6	16,17	DDR3(T&C)	Output Control	RW	DISABLE	ENABLE	1
Bit 5	ı	-	Reserved	Χ	-	-	0
Bit 4	ı	-	Reserved	Х	-	-	0
Bit 3	ı	-	Reserved	RW	-	-	0
Bit 2	ı	-	Reserved	Х	-	-	0
Bit 1	ı	-	Reserved	RW	-	-	0
Bit 0	ı	-	Reserved	Χ	-	-	0

Note: PWD = Power Up Default





	In Mil	limeters	In Inches		
SYMBOL	COMMON I	DIMENSIONS	COMMON DIMENSIONS		
	MIN	MAX	MIN	MAX	
Α		2.00	-	.079	
A1	0.05		.002		
A2	1.65	1.85	.065	.073	
b	0.22	0.38	.009	.015	
С	0.09	0.25	.0035	.010	
D	SEE VA	RIATIONS	SEE VARIATIONS		
E	7.40	8.20	.291	.323	
E1	5.00	5.60	.197	.220	
е	0.65	BASIC	0.0256	BASIC	
L	0.55	0.95	.022	.037	
N	SEE VA	SEE VARIATIONS		RIATIONS	
α	0°	8°	0°	8°	

VARIATIONS

N	D mm.		D (inch)	
	MIN	MAX	MIN	MAX
28	9.90	10.50	.390	.413


Reference Doc.: JEDEC Publication 95, MO-150

10-0033

209 mil SSOP

Ordering Information

ICS93776_¥FLF-T



0793A-03/08/05

ICS93776



Revision History

110 110 1011 1110 1011					
Rev.	Issue Date	Description	Page #		
N/A	8/12/2004	Updated I2c	6		
N/A	8/20/2004	Updated I2c	6		