

SRAM MODULE 1Mbyte (256K x 32-Bit) , 72-Pin Part No. HMS25632M8B, HMS25632Z8B

GENERAL DESCRIPTION

The HMS25632M8B is a high-speed static random access memory (SRAM) module containing 262,144 words organized in a x32-bit configuration. The module consists of eight 256K x 4 SRAMs mounted on a 72-pin, double-sided, FR4-printed circuit board.

PD0 to PD3 identify the module's density allowing interchangeable use of alternate density, industry- standard modules. Eight chip enable inputs, (/CE1, /CE2, /CE3 and /CE4) are used to enable the module's 4 bytes independently. Output enable (/OE) and write enable(/WE) can set the memory input and output.

Data is written into the SRAM memory when write enable (/WE) and chip enable (/CE) inputs are both LOW. Reading is accomplished when /WE remains HIGH and /CE and output enable (/OE) are LOW.


For reliability, this SRAM module is designed as multiple power and ground pin. All module components may be powered from a single +5V DC power supply and all inputs and outputs are fully TTL-compatible.

FEATURES

PIN ASSIGNMENT

◆ Access times : 8, 1	0,12, 15 and 20ns	NC 1	/CE4 37
◆ High-density 1MB	yte design	NC 2 PD2 3	/CE3 38
• High-reliability hig	h-speed design	PD3 4	A17 39 A16 40 OE 41
◆ Single + 5V ±0.5V	power supply	PD0 6 PD1 7	Vss 42 DQ24 43
• Easy memory expa	nsion /CE and /OE functions	DQ0 8 DQ8 9	DQ16 44 DQ25 45 D
• All inputs and outp	outs are TTL-compatible	DQ1 10 DQ9 11	DQ17 46 DQ26 47 D
• Industry-standard p	oinout	DQ2 12 DQ10 13 D	DQ18 48 DQ27 49 D
◆ FR4-PCB design		DQ3 14 DQ11 15	DQ19 50 A3 51
◆ Part identification		Vcc 16 A0 17	A10 52 A4 53
- HMS25632M8B	: 72-pin SIMM design	A7 18	A11 54 A5 55
- HMS25632Z8B :	72-pin ZIP design	A8 20 A2 21	A12 56 Vcc 57
→ Pin-compatib	le with the HMS25632M8B	A9 22 DQ12 23 D	A13 58 A6 59
OPTIONS	MARKING	DQ4 24 DQ13 25 D	DQ20 60 DQ28 61
◆ Timing		DQ5 26 DQ14 27 D	DQ21 62 DQ29 63 D
10ns access	-10	DQ6 28 DQ15 29 D	DQ22 64 DQ30 65
12ns access	-12	DQ7 30 Vss 31	DQ23 66 DQ31 67
15ns access	-15	/WE 32 A15 33	Vss 68 NC 69
20ns access	-20	A14 34	NC 70 NC 71
◆ Packages		/CE1 36	$\begin{array}{c c} NC & 72 \\ PD0 = Vss \end{array}$
72-pin SIMM	M	72-Pin SIMM	PD1 = Vss
72-pin ZIP	Z	TOP VIEW	PD2 = Open PD3 = Open

FUNCTIONAL BLOCK DIAGRAM



MODE	/OE	/CE	/WE	OUTPUT	POWER
STANDBY	X	Н	X	HIGH-Z	STANDBY
NOT SELECTED	Н	L	Н	HIGH-Z	ACTIVE
READ	L	L	Н	Dout	ACTIVE
WRITE	X	L	L	Din	ACTIVE

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING
Voltage on Any Pin Relative to Vss	$V_{ m IN,OUT}$	-0.5V to Vcc+0.5V
Voltage on Vcc Supply Relative to Vss	V_{CC}	-0.5V to +7.0V
Power Dissipation	P_{D}	8W
Storage Temperature	${ m T_{STG}}$	-65°C to +150°C
Operating Temperature	T_{A}	0°C to +70°C

[•] Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 ° C)

PARAMETER	SYMBOL	MIN	TYP.	MAX
Supply Voltage	V_{CC}	4.5V	5.0V	5.5V
Ground	$ m V_{SS}$	0	0	0
Input High Voltage	V_{IH}	2.2	-	Vcc+0.5V**
Input Low Voltage	V_{IL}	-0.5*	-	0.8V

^{*} $V_{II}(Min.) = -2.0V$ (Pulse Width ≤ 10 ns) for $I \leq 20$ mA

DC AND OPERATING CHARACTERISTICS (1) $(0^{\circ}\text{C} \le \text{T}_{A} \le 70^{\circ}\text{C}; \text{Vcc} = 5\text{V} \pm 0.5\text{V})$

PARAMETER	TEST CONDITIONS	SYMBO L	MIN	MAX	UNITS
Input Leakage Current	$V_{IN} = Vss \text{ to } Vcc$	IL_I	-2	2	μΑ
Output Leakage Current	$/CE=V_{IH \text{ or }}/OE=V_{IH} \text{ or }/WE=V_{IL}$ $V_{OUT}=Vss \text{ to } V_{CC}$	IL_0	-2	2	μΑ
Output High Voltage	$I_{OH} = -4.0$ Ma	V_{OH}	2.4		V
Output Low Voltage	$I_{OL} = 8.0 \text{mA}$	V _{OL}		0.4	V

^{*} Vcc=5.0V, Temp=25 °C

DC AND OPERATING CHARACTERISTICS (2)

				MAX		
DESCRIPTION	TEST CONDITIONS	SYMBOL	-12	-15	-20	UNIT
Power Supply Current: Operating	Min. Cycle, 100% Duty /CE= V_{IL} , V_{IN} = V_{IH} or V_{IL} , I_{OUT} =0mA	I _{CC}	70	68	65	mA
Power Supply	Min. Cycle, /CE=V _{IH}	I_{SB}	30	30	30	mA
Current: Standby	f=0MHZ, /CE \geq V _{CC} -0.2V, V _{IN} \geq V _{CC} -0.2V or V _{IN} \leq 0.2V	I_{SB1}	5	5	5	mA

^{**} $V_{IH}(Min.) = Vcc+2.0V$ (Pulse Width $\leq 10ns$) for $I \leq 20$ mA

CAPACITANCE


DESCRIPTION	TEST CONDITIONS	SYMBOL	MAX	UNIT
Input /Output Capacitance	$V_{I/O}=0V$	$C_{I\!/O}$	8	pF
Input Capacitance	$V_{IN}=0V$	C_{IN}	6	pF

^{*} NOTE: Capacitance is sampled and not 100% tested

$\label{eq:characteristics} \textbf{AC CHARACTERISTICS} \ (0^{o}\text{C} \leq \text{T}_{A} \leq 70 \ ^{o}\text{C} \ ; \ \text{Vcc} = 5\text{V} \pm 0.5\text{V}, \ \text{unless otherwise specified)}$

TEST CONDITIONS

PARAMETER	VALUE
Input Pulse Level	0 to 3V
Input Rise and Fall Time	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	See below



READ CYCLE

2.2.2.2		-12		-15		-20		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Read Cycle Time	t _{RC}	12		15		20		ns
Address Access Time	t_{AA}		12		15		20	ns
Chip Select to Output	t_{CO}		12		15		20	ns
Output Enable to Output	t _{OE}		6		7		9	ns
Output Enable to Low-Z Output	t _{OLZ}	0		0		0		ns
Chip Enable to Low-Z Output	t_{LZ}	3		3		3		ns
Output Disable to High-Z Output	t _{OHZ}	0	6	0	7	0	9	ns
Chip Disable to High-Z Output	$t_{ m HZ}$	0	6	0	7	0	9	ns
Output Hold from Address Change	t _{OH}	3		3		3		ns
Chip Select to Power Up Time	t_{PU}	-		0		0		ns


Chip Select to Power Down Time	t _{en}	_	12	15	20	ns
chip select to I ower Bown Time	PD		12	1.5	20	115

WRITE CYCLE


		-1	12	-1	15	-2	0	
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Write Cycle Time	$t_{ m WC}$	12		15		20		ns
Chip Select to End of Write	t_{CW}	8		9		10		ns
Address Set-up Time	t_{AS}	0		0		0		ns
Address Valid to End of Write	$t_{ m AW}$	8		9		10		ns
Write Pulse Width	$t_{ m WP}$	8		9		10		ns
Write Recovery Time	$t_{ m WR}$	0		0		0		ns
Write to Output High-Z	$t_{ m WHZ}$	0	6	0	7	0	9	ns
Data to Write Time Overlap	$t_{ m DW}$	6		7		8		ns
Data Hold from Write Time	t _{DH}	0		0		0		ns
End of Write to Output Low-Z	t _{OW}	3		3		5		ns

TIMING DIAGRAMS

 $\textbf{TIMING WAVEFORM OF READ CYCLE}(\ \text{Address Controlled}) \ \ (\ /\text{CE} = /\text{OE} = \text{V}_{\text{IL}} \ , \ /\text{WE} = \text{V}_{\text{IH}})$




TIMING WAVEFORM OF READ CYCLE (/CE Controlled)



Notes (Read Cycle)

- 1. /WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to first transition address.
- 3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels
- 4. At any given temperature and voltage condition, t_{HZ} (max.) is less than t_{LZ} (min.) both for a given device and from device to device.
- 5. Transition is measured ± 200mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with $/CE = V_{IL}$.
- 7. Address valid prior to coincident with /CE transition low.

TIMING WAVEFORM OF WRITE CYCLE (/OE = Clock)



TIMING WAVEFORM OF WRITE CYCLE (/OE Low Fixed)

Notes(Write Cycle)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low /CE and a low /WE. A write begins at the latest transition among /CE going low and /WE going low: A write ends at the earliest transition among /CE going high and /WE going high. t_{WP} is measured from the beginning of write to the end of write.
- 3. t_{CW} is measured from the later of /CE going low to the end of write.
- 4. t_{AS} is measured from the address valid to the beginning of write.
- $5.\ t_{WR}$ is measured from the end of write to the address change. t_{WR} applied in case a write ends as /CE, or /WE going high.
- 6. If /OE,/CE and /WE are in the read mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If /CE goes low simultaneously with /WE going low or after /WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When /CE is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.


FUNCTIONAL DESCRIPTION

/CE	/WE	/OE	MODE	I/O PIN	SUPPLY CURRENT
Н	X*	X	Not Select	High-Z	$1_{SB}, 1_{SB1}$
L	Н	Н	Output Disable	High-Z	l_{CC}
L	Н	L	Read	$\mathrm{D}_{\mathrm{OUT}}$	l_{CC}
L	L	X	Write	D_{IN}	l_{CC}

Note: X means Don't Care


PACKAGING DIMMENSIONS


SIMM Design




(Solder & Gold Plating Lead)

ZIP Design





ORDERING INFORMATION



1. - Product Line Identifier HANBit ------ H 2. - Memory Modules 3. - **SRAM** 4. - Depth: 256K 5. - Width : x 32bit 6. - Package Code SIMM ----- M ----- Z 7. - Number of Memory Components, 72PIN 8. - Access time 10 ----- 10ns 12 ------ 12ns 15 ----- 15ns 17 ----- 17ns 20 ------ 20ns