

55E D

■ 6111549 0004539 7T9

■ MRN

DRAM

256K x 16 DRAM

FAST PAGE MODE 1-4623-17

FEATURES

OPTIONS

- Industry standard x16 pinouts, timing, functions and packages
- High-performance, CMOS silicon-gate process
- Single +5V ±10% power supply
- Low power, 3mW standby; 500mW active, typical
- All device pins are fully TTL compatible
- 512 cycle refresh in 8ms (9 rows and 9 columns)
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS and HIDDEN
- Optional FAST PAGE MODE access cycle
- BYTE WRITE access cycle
- BYTE READ access cycle (MT4C16257/9 only)
- NONPERSISTENT MASKED WRITE access cycle (MT4C16258/9 only)

MARKING

DI

TG

Z

• Timing 70ns access 80ns access 100ns access	- 7 - 8 -10
Write Cycle Access	e de la companya del companya de la companya del companya de la co
BYTE or WORD via WE	MT4C16256
(non-maskable)	
BYTE or WORD via CAS	MT4C16257
(non-maskable)	
BYTE or WORD via WE	MT4C16258
(maskable)	3.677.407.4070
BYTE or WORD via CAS	MT4C16259
(maskable)	
Packages	

NOTE: Available in die form. Please consult factory for die data sheets.

GENERAL DESCRIPTION

Plastic SOJ (400 mil)

Plastic ZIP (475 mil)

Plastic TSOP (400 mil)

The MT4C16256/7/8/9 are randomly accessed solidstate memories containing 4,194,304 bits organized in a x16 configuration. The MT4C16256 and MT4C16258 have both BYTE WRITE and WORD WRITE access cycles via two write enable pins. The MT4C16257 and MT4C16259 have both BYTE WRITE and WORD WRITE access cycles via two CAS pins. The MT4C16258 and MT4C16259 are also able to perform WRITE-PER-BIT accesses.

40-Pir (Q:		in ZIP -4)
Vec □ 1 DO1 □ 2 DO2 □ 3 DO3 □ 4 DO4 □ 5 Vec □ 6 DO5 □ 7 DO6 □ 8 DO7 □ 9 DO7 □ 11 VVELVIC □ 13 A3 □ 19 Vec □ 20 40-Pin (R- Vec □ 15 A0 □ 16 A1 □ 17 A2 □ 18 A3 □ 19 Vec □ 20 40-Pin (R- Vec □ 15 DO3 □ 2 DO3 □ 3 DO3 □ 4 DO4 □ 15 A0 □ 16 A1 □ 17 A2 □ 18 A3 □ 19 Vec □ 20 40-Pin (R- Vec □ 11 DO1 □ 2 DO3 □ 12 DO3 □ 13 DO3 □ 14 Vec □ 15 DO3 □ 15 DO3 □ 15 DO3 □ 15 DO3 □ 16 DO3 □ 17	 DQ11 3 500 Vss 5 500 DQ14 7 700 DQ16 9 11 100 DQ2 13 500 DQ4 15 500 DQ5 17 500 DQ7 19 100 NC 21 100 NC 25 100 NC 25 100 A1 27 100 A3 29 100 Vss 31 100 A5 33 100 A6 33 100 A7 35 100 GE 37 100 NC/CASE 39 100	2 DQ10 4 DQ12 6 DQ13 8 DQ15 10 Vss 112 DQ1 114 DQ3 115 Vcc 118 DQ6 120 DQ8 122 WEL/NC 124 RAS 126 A0 127 A6 128 A2 130 Vcc 131 A6 131 A6 132 A4 133 CAS/CAI 134 A6 135 A8 135 CAS/CAI 134 A6 135 A8 136 A8 137 A6 137 A6 138 CAS/CAI 139 A7 140 NC

The MT4C16256 and MT4C16257 function in the same manner except that \overline{WEL} and \overline{WEH} on MT4C16256 and \overline{CASL} and \overline{CASH} on MT4C16257 control the selection of byte WRITE access cycles. \overline{WEL} and \overline{WEH} function in an identical manner to \overline{WE} in that either \overline{WEL} or \overline{WEH} will generate an internal \overline{WE} . \overline{CASL} and \overline{CASH} function in an identical manner to \overline{CAS} in that either \overline{CASL} or \overline{CASH} will generate an internal \overline{CAS} .

MICHON

MT4C16256/7/8/9 256K x 16 DRAM

55E D ■ 6111549 0004540 410 ■MRN-

The MT4C16256 "WE" function and timing are determined by the first WE (WEL or WEH) to transition LOW and by the last to transition back HIGH. Use of only one of the two results in a BYTE WRITE cycle. WEL transitioning LOW selects a WRITE cycle for the lower byte (DQ1-DQ8) and WEH transitioning LOW selects a WRITE cycle for the upper byte (DQ9-DQ16).


The MT4C16257 "CAS" function and timing are determined by the first CAS (CASL or CASH) to transition LOW and by the last to transition back HIGH. Use of only one of the two results in a BYTE WRITE cycle. CASL transitioning

LOW selects a WRITE cycle for the lower byte (DQ1-DQ8) and $\overline{\text{CASH}}$ transitioning LOW selects a WRITE cycle for the upper byte (DQ9-DQ16). BYTE READ cycles are achieved through $\overline{\text{CASH}}$ or $\overline{\text{CASH}}$ in the same manner during READ cycles for the MT4C16257.

The MT4C16258 and MT4C16259 function in the same manner as MT4C16256 and MT4C16257, respectively; and they have NONPERSISTENT MASKED WRITE cycles capabilities. This option allows the MT4C16258 and MT4C16259 to operate with either normal WRITE cycles or with NONPERSISTENT MASKED WRITE cycles.

T-46-23-17

FUNCTIONAL BLOCK DIAGRAM





PIN DESCRIPTIONS

MICRON TECHNOLOGY INC

55E D ■ 6111549 0004541 357 ■ MRN

SOJ Pins	TSOP PINS	ZIP PINS	SYMBOL	TYPE	DESCRIPTION
14	16	24	RAS	Input	ROW Address Strobe: RAS is used to latch in the 9 row-address bits and strobe the WE and DQs on the MASKED WRITE option (MT4C16258 and MT4C16259 only).
28	30	38	CAS/ CASH	Input	Column Address Strobe: CAS (MT4C16256/8) is used to latch-in the 9 column-address bits and enable the DRAM output buffers, and strobe the data inputs on WRITE cycles. CAS controls DQ1 through DQ16.
	-				Column Address Strobe Upper Byte: CASH (MT4C16257/9) is the CAS control for DQ9 through DQ16. The DQs for the byte not being accessed will remain in a High-Z (high impedance) state during either a READ or a WRITE access cycle.
27	29	37	ŌĒ	Input	Output Enable: OE enables the output buffers when taken LOW during a READ access cycle. RAS and CAS (MT4C16256/8) or CASL / CASH (MT4C16257/9) must be LOW and WEL / WEH (MT4C16256/8) or WE (MT4C16257/9) must be HIGH before OE will control the output buffers. Otherwise, the output buffers are in a High-Z state.
13	15	23	WEH/WE	Input	Write Enable Upper Byte: WEH (MT4C16256/8) is WE control for the DQ9 through DQ16 inputs. If WE or WEH is LOW, the access is a WRITE cycle. If either WE or WEH is LOW at RAS time on MT4C16258, then it is also a MASKED WRITE cycle. The DQs for the byte not being written will remain in a High-Z state (BYTE WRITE cycle only).
		-			Write Enable: WE (MT4C16257/9) controls DQ1 through DQ16inputs. If WE is LOW, the access is a WRITE cycle. The MT4C16258/9 also use WE to enable the MASK register during RAS time.
12	14	22	WEL/NC	Input	Write Enable Lower Byte: WEL (MT4C16256/8) is the WE control for DQ1 through DQ8 inputs. If WEL is LOW, the access is a WRITE cycle. If WEL is LOW at RAS time on MT4C16258, then it is also a MASKED WRITE cycle. The DQs for the byte not being written will remain in a High-Z state (BYTE WRITE cycle only).
29	31	39	NC/CASL	Input	Column Address Strobe Low Byte: CASL (MT4C16257/9) is the CAS control for DQ1 through DQ8. The DQs for the byte not being accessed will remain in a High-Z state during either a READ or a WRITE access cycle.
16-19, 22-26	18-21, 24-28	26-29, 32-36	A0-A8	Input	Address Inputs: These inputs are multiplexed and clocked by RAS and CAS (or CASL / CASH) to select one 16-bit word (or 8-bit byte) out of the 256K available words.

55E D

■ 6111549 0004542 293 ■ MRN

PIN DESCRIPTIONS (continued)

	SOJ	TSOP	ZIP			. 40 23 17
	PINS	PINS	PINS	SYMBOL	TYPE	DESCRIPTION
2	2-5, 7-10, 31-34, 36-39	2-5, 7-10, 35-38, 40-43	12-15, 17-20, 1-4, 6-9	DQ1-DQ16	Input/ Output	Data I/O: For WRITE cycles, DQ1-DQ16 act as inputs to the addressed DRAM location. BYTE WRITEs can be performed by using WEL / WEH (MT4C16256/8) or CASL / CASH (MT4C16257/8) to select the byte to be written. For READ access cycles, DQ1-DQ16 act as outputs for the addressed DRAM Location. All sixteen I/Os are active for READ cycles (MT4C16256/8). The MT4C16257/9 allow for BYTE READ cycles.
1	1, 15, 30	13, 17	21, 25, 40	NC	-	No Connect: These pins should be either left unconnected or tied to ground.
	1, 6, 20	1, 6, 22	11, 16, 30	Vcc	Supply	Power Supply: +5V ±10%
2	21, 35, 40	23, 39, 44	5, 10, 31	Vss	Supply	Ground



55E D 📟 6111549 0004543 12T 📟 MRN

T-46-23-17

FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 18 address bits during READ or WRITE cycles. These are entered 9 bits (A0-A8) at a time. \overline{RAS} is used to latch the first 9 bits and \overline{CAS} the latter 9 bits.

The CAS control also determines whether the cycle will be a refresh cycle (RAS-ONLY) or an active cycle (READ, WRITE or READ-WRITE) once RAS goes LOW. The MT4C16256 and MT4C16258 each have one CAS control while the MT4C16257 and MT4C16259 have two: CASL and CASH.

The CASL and CASH inputs internally generate a CAS signal functioning in an identical manner to the single CAS input on the other 256K x 16 DRAMs. The key difference is each CAS controls its corresponding DQ tristate logic (in conjunction with OE and WE). CASL controls DQ1 through DQ8, and CASH controls DQ9 through DQ16.

The MT4C16257 and MT4C16259 "CAS" function is determined by the first CAS (CASL or CASH) to transition LOW and the last one to transition back HIGH. The two CAS controls give the MT4C16257 and MT4C16259 both byte READ and byte WRITE cycle capabilities.

READ or WRITE cycles on the MT4C16257 or MT4C16259 are selected with the \overline{WE} input while either \overline{WEL} or \overline{WEH} perform the " \overline{WE} " on the MT4C16256 or MT4C16258. The MT4C16256 and MT4C16258 " \overline{WE} " function is determined by the first BYTE WRITE (\overline{WEL} or \overline{WEH}) to transition LOW and the last one to transition back HIGH.

A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. Taking \overline{WE} LOW will initiate a WRITE cycle, selecting DQ1 through DQ16. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High- Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW and data reaches the output pins, data out (Q) is activated and retains the selected cell data as long as \overline{CAS} and \overline{OE} remain LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ-WRITE cycle.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O, and pin direction is controlled

by OE, WEL and WEH (MT4C16256 and MT4C16258) or WE (MT4C16257 and MT4C16259).

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A8) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by RAS followed by a column address strobed-in by CAS. CAS may be toggled by holding RAS LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the FAST PAGE MODE operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the RAS high time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE, RAS-ONLY, CAS-BEFORE-RAS, or HID-DEN refresh) so that all 512 combinations of RAS addresses (A0-A8) are executed at least every 8ms, regardless of sequence. The CAS-BEFORE-RAS refresh cycle will also invoke the refresh counter and controller for ROW address control.

BYTE ACCESS CYCLE

The BYTE WRITE mode is determined by the use of WEL and WEH or CASL and CASH. Enabling WEL/CASL will select a lower BYTE WRITE cycle (DQ1-DQ8) while Enabling WEH or CASH will select an upper BYTE WRITE cycle (DQ9-DQ16). Enabling both WEL and WEH or CASL and CASH selects a WORD WRITE cycle.

The MT4C16256, MT4C16257, MT4C16258 and MT4C16259 can be viewed as two 256K x 8 DRAMS which have common input controls, with the exception of the WE or the CAS inputs. Figure 1 illustrates the MT4C16256 BYTE WRITE and WORD WRITE cycles and Figure 2 illustrates the MT4C16257 BYTE WRITE and WORD WRITE cycles.

The MT4C16257 also has BYTE READ and WORD READ cycles, since it uses two CAS inputs to control its byte accesses. Figure 3 illustrates the MT4C16257 BYTE READ and WORD READ cycles.

55E D

6111549 0004544 066

MASKED WRITE ACCESS CYCLE (MT4C16258/9 Only)

The MASKED WRITE mode control input selects normal WRITE access or MASKED WRITE access cycles. Every WRITE access cycle can be a MASKED WRITE, depending on the state of WE at RAS time. A MASKED WRITE is selected when mask data is supplied on the DQ pins and WE is LOW at RAS time. The MT4C16256 and MT4C16257 do not have the MASKED WRITE cycle function.

The data (mask data) present on the DQ1-DQ16 inputs at RAS time will be written to an internal bit mask data register and will then act as an individual write enable for each of the corresponding DQ inputs. If a LOW (logic "0") is written to a mask data register bit, the input port for that bit is disabled during the following WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic "1") on a mask data register bit enables the input port and allows normal WRITE operations to proceed. At CAS time, the bits present on the DQ1-DQ16 inputs will be either written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW).

New mask data must be supplied each time a MASKED WRITE cycle is initiated (non-persistent), even if the previous cycle's mask was the same mask.

Figure 4 illustrates the MT4C16258 MASKED WRITE operation and Figure 5 illustrates the MT4C16259 MASKED WRITE operation.




Figure 1 MT4C16256/8 WORD AND BYTE WRITE EXAMPLE

A corner of w. me:

MICRON TECHNOLOGY INC

55E D ■ 6111549 0004545 TT2 ■ MRN




Figure 2
MT4C16257/9 WORD AND BYTE WRITE EXAMPLE



55E D - 6111549 0004546 939 MRN




Figure 3
MT4C16257/9 WORD AND BYTE READ EXAMPLE



55E D 6111549 0004547 875 ■MRN




Figure 4 MT4C16258 MASKED WRITE EXAMPLE

6111549 0004548 701 55E D

T-46-23-17




Figure 5 MT4C16259 MASKED WRITE EXAMPLE

MICRON TECHNOLOGY INC

55E D

6111549 0004549 648

MRN

TRUTH TABLE: MT4C16256/8

T-46-23-17

							ADDRI	ESSES		
FUNCTION		RAS	CAS	WEL	WEH	ŌE	t _R	tC t	DQs	NOTES
Standby		н	H→X	Х	Х	Х	X	Х	High-Z	
READ		L	L	Н:	Н	L	ROW	COL	Data Out	
WRITE: WORD (EARLY-WRITE	-	L	· L	L	L	Х	ROW	COL	Data In	. 3
WRITE: LOWE BYTE (EARLY)		L.	L	L	Н	Х	ROW	COL	Lower Byte, Data In Upper Byte, High-Z	3
WRITE: UPPE BYTE (EARLY)	-	L	L	Н	L	Х	ROW	COL	Lower Byte, High-Z Upper Byte, Data In	3
READ-WRITE		L	L	H→L	H→L	L→H	ROW	COL	Data Out, Data In	1, 3
PAGE-MODE	1st Cycle	L	H→L	.H	Н	,L	ROW	COL	Data Out	**
READ	2nd Cycle	L	H→L	Н	Н	L	n/a	COL	Data Out	
PAGE-MODE	1st Cycle	L	H→L	L	L	Х	ROW	COL	Data In	1, 3
WRITE	2nd Cycle	L	H→L	L	· L	X	n/a	COL	Data In	1, 3
PAGE-MODE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data In	1, 3
READ-WRITE	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Data Out, Data In	1, 3
HIDDEN	READ	L→H→L	L	Н	Н	L	ROW	COL	Data Out	
REFRESH	WRITE	L→H→L	L	L	L	Х	ROW	COL	Data In	1, 2, 3
RAS-ONLY REFRESH		Ĺ	I	Н	. Н	Х	ROW	n/a	High-Z	
CAS-BEFORE-RAS REFRESH		H→L	L	Н	Н	х	Х	Х	High-Z	

NOTE:

- 1. These cycles may also be BYTE WRITE cycles (either WEL or WEH active).
- 2. EARLY-WRITE only.
- 3. Data-in will be dependent on the mask provided (MT4C16258 only). Refer to Figure 4.

MICHON

MICRON TECHNOLOGY INC

55E D - 6111549 0004550 36T - MRN

TRUTH TABLE: MT4C16257/9

T-46-23-17

·				I			ADDR	ESSES	1-40-23-17	1
FUNCTION		RAS	CASL	CASH	WE	0E	^t R	tC	DQs	NOTES
Standby		Н	H→X	H→X	Х	Х	X	Х	High-Z	
READ: WORD		L	L	L	Н	L	ROW	COL	Data Out	
READ: LOWER	RBYTE	L	L	Н	Н	L	ROW	COL	Lower Byte, Data Out Upper Byte, High-Z	
READ: UPPER	BYTE	L	Н	L	Н	L	ROW	COL	Lower Byte, High-Z Upper Byte, Data Out	
WRITE: WORD (EARLY-WRITE		L _.	L	L	L	X	ROW	COL	Data In	.5
WRITE: LOWE BYTE (EARLY)		L	L	Н	L	Х	ROW	COL	Lower Byte, Data In Upper Byte, High-Z	5
	WRITE: UPPER BYTE (EARLY)		Н	L	L	Х	ROW	COL	Lower Byte, High-Z Upper Byte, Data In	5
READ-WRITE		L	L	L	H→L	L→H	ROW	COL	Data Out, Data In	1, 2, 5
PAGE-MODE	1st Cycle	L	H→L	H→L	Н	L	ROW	COL	Data Out	-2
READ	2nd Cycle	L	H→L	H→L	Н	L	n/a	COL	Data Out	2
PAGE-MODE	1st Cycle	L	H→L	H→L	L	Х	ROW	COL	Data In	1, 5
WRITE	2nd Cycle	L	H→L	H→L	L	X	n/a	COL	Data In	1, 5
PAGE-MODE	1st Cycle	L.	H→L	H→L	H→L	·L→H	ROW	COL	Data Out, Data In	1, 2, 5
READ-WRITE	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Data Out, Data In	1, 2, 5
HIDDEN	READ	L→H→L	L	L	H	, L	ROW	COL	Data Out	2
REFRESH	WRITE	L→H→L	L	L	L	Х	ROW	COL	Data In	1, 3, 5
RAS-ONLY REFRESH	-	L	Ŧ	Н	Х	Х	ROW	n/a	High-Z	
CAS-BEFORE-RAS REFRESH		H→L	L	L	Н	X	Х	Х	High-Z	4

NOTE:

- 1. These WRITE cycles may also be BYTE WRITE cycles (either CASL or CASH active).
- 2. These READ cycles may also be BYTE READ cycles (either CASL or CASH active).
- 3. EARLY-WRITE only.
- 4. Only one of the two CAS must be active (CASL or CASH).
- 3. Data-in will be dependent on the mask provided (MT4C16259 only). Refer to Figure 5.



55E D 📟 6111549 0004551 2T6 📟 MRN

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	1V to +7V
Operating Temperature, TA (Ambient)	0°C to +70°C
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

T-46-23-17

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C $\leq T_A \leq 70$ °C; Vcc = 5V ± 10 %)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	٧	1
Input High (Logic 1) Voltage, All Inputs	ViH	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-1.0	0.8	,V	1
INPUT LEAKAGE CURRENT Any Input 0V ≤ ViN ≤ Vcc (All other pins not under test = 0V)	lı .	-2	2	μА	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ Vouт ≤ 5.5V)	loz	-10	10	μА	
OUTPUT LEVELS Output High Voltage (lout = -5mA)	Vон	2.4		٧	
Output Low Voltage (Iouт = 4.2mA)	Vol		0.4	Ų	

			MAX]	
PARAMETER/CONDITION	SYMBOL	-7	-8 -10 UNITS NO 2 2 mA 1 1 mA 3,4 140 120 mA 3,4 110 100 mA 3,4	NOTES		
STANDBY CURRENT: (TTL) (RAS = CAS = ViH)	lcc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) $(\overline{RAS} = \overline{CAS} = Vcc - 0.2V)$	lcc2	1	1	1	mA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: ¹RC = ¹RC (MIN))	lcc3	160	140	120	mA	3, 4, 42
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = VIL, CAS, Address Cycling: [†] PC = [†] PC (MIN); [†] CP, [†] ASC = 10ns)	lcc4	120	110	100	mA	3, 4, 42
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS=VIH: ^t RC = ^t RC (MIN))	lcc5	160	140	120	mA	3, 5, 42
REFRESH CURRENT: CAS-BEFORE-RAS Average power supply current (RAS, CAS, Address Cycling: ^t RC = ^t RC (MIN))	lcc6	160	140	120		3, 5

55E D

■ 6111549 0004552 132 ■MRN

CAPACITANCE

(Note: 2)

T-46-23-17

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A8	Cıı	5	рF	2
Input Capacitance: RAS, CAS/(CASL,CASH), (WEL, WEH)/ WE, OE	C ₁₂	7	рF	2
Input/Output Capacitance: DQ	Cio	7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C \leq T_A \leq +70°C; Vcc = 5V \pm 10%)

AC CHARACTERISTICS			-7		-8		10		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	. tRC	130		150		180		ns	
READ-WRITE cycle time	†RWC	180		200		245		ns	
FAST-PAGE-MODE READ or WRITE	^t PC	45		50		55		ns	35
cycle time									
FAST-PAGE-MODE READ-WRITE	†PRWC	95		100		110		ns	35
cycle time									
Access time from RAS	†RAC		70		80	· · · · · · · · · · · · · · · · · · ·	100	ns	14
Access time from CAS	^t CAC		20		20		25	ns	15, 33
Output Enable time	†OE		20		20	-	25	пѕ	33
Access time from column address	¹AA		35		40		45	ns	
Access time from CAS precharge	^t CPA		40		45		55	ns	33
RAS pulse width	^t RAS	70	100,000	80	100,000	100	100,000	ns	
RAS pulse width (PAGE MODE)	^t RASP	70	100,000	80	100,000	100	100,000	ns	
RAS hold time	tRSH	20		20		25		ns	40
RAS precharge time	tRP	50		60		70		ns	
CAS pulse width	[‡] CAS	20	100,000	20	100,000	25	100,000	ns	39
CAS hold time	^t CSH	70		80		100		ns	32
CAS precharge time	[†] CPN	10		10		10		ns	16, 36
CAS precharge time (PAGE MODE)	^t CP	10		10		10		ns	36
RAS to CAS delay time	^t RCD	20	50	20	60	25	75	ns	17, 31
CAS to RAS precharge time	[†] CRP	10	I	10		10		ns	32
Row address setup time	^t ASR	0		. 0		0		ns	
Row address hold time	^t RAH	10	1	10		15		ns	
RAS to column	†RAD	15	35	15	40	20	55	ns	18
address delay time									
Column address setup time	†ASC	0		0		.0		ns	31
Column address hold time	^t CAH	15		15		20		ns	31
Column address hold time (referenced to RAS)	^t AR	55		60		75		ns	
Column address to RAS lead time	^t RAL	35		40		55		ns	
Read command setup time	^t RCS	0		0		0		ns	26, 31
Read command hold time (referenced to CAS)	^t RCH	0		0		0		пѕ	19, 26 ,32
Read command hold time (referenced to RAS)	^t RRH	0		0		0		ns	19
CAS to output in Low-Z	^t CLZ	0		0		0		ns	33

T-46-23-17

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C \leq T_A \leq +70°C; Vcc = 5V \pm 10%)

AC CHARACTERISTICS	1		7		-8		-10	T	
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	*OFF	0	15	0.	15	0	20	ns	20, 29, 33
Output disable time	dO [†]		15		15		20	ns	29, 41
Write command setup time	twcs	0		0		0	† 	ns	21, 26, 31
Write command hold time	tWCH	15		15		20	 	ns	26, 40
Write command hold time (referenced to RAS)	tWCR	55		60		75		ns	26
Write command pulse width	tWP	10		10	 	20		ns	26
Write command to RAS lead time	†RWL	20	1	20	 	25		ns	26
Write command to CAS lead time	tCWL	20		20	 	25	-	ns	26, 32
Data-in setup time	tDS	0		0	 	0		ns	22, 33
Data-in hold time	†DH	15		15		20		ns	22, 33
Data-in hold time (referenced to RAS)	^t DHR	55		60		75		ns	22,00
RAS to WE delay time	tRWD	95		105		135	1 2	ns	21
Column address to WE delay time	tAWD	60		65		80)	ns	21
CAS to WE delay time	tCWD	45		45	 	60		ns	21, 31
Transition time (rise or fall)	t _T	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	†REF		8	<u> </u>	8	ļ	8	ms	28
RAS to CAS precharge time	tRPC	10		10		10	<u> </u>	ns	. 20
CAS setup time (CAS-BEFORE-RAS refresh)	[†] CSR	10	***	10		10		ns	5, 31
CAS hold time (CAS-BEFORE-RAS refresh)	tCHR	10		10		10		пѕ	5, 32
MASKED WRITE command to RAS setup time	tWRS	0	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	0	:	0		ns	26, 27
WE hold time (MASKED WRITE and CAS-BEFORE-RAS refresh)	[†] WRH	15		15		15		ns	26
Mask data to RAS setup time	^t MS	0		0		0		ns	26, 27
Mask data to RAS hold time	[†] MH	15	******	. 15		15		ns	26, 27
OE hold time from WE during READ-MODIFY-WRITE cycle	†OEH	20		20		25		ns	28
OE setup prior to RAS during HIDDEN REFRESH cycle	†ORD	0		0		0		ns	
Last CAS going LOW to first CAS to return HIGH	†CLCH	10		10		10		ns	34
WE setup time (CAS-BEFORE-RAS refresh)	^t WRP	10		10		10		ns	

T-46-23-17

MT4C16256/7/8/9 256K x 16 DRAM

55E D

■ 6111549 0004554 TO5 ■ MRN

NOTES

- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. Vcc = $5V \pm 10\%$, f = 1 MHz.
- 3. Icc is dependent on cycle rates.
- Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
- 5. Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- 7. An initial pause of 100µs is required after power-up followed by eight RAS refresh cycles (RAS-ONLY or CBR) before proper device operation is assured. The eight RAS cycle wake-up should be repeated any time the REF refresh requirement is exceeded.
- 8. AC characteristics assume ${}^{t}T = 5ns$.
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- 10. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 11. If $\overline{\text{CAS}} = \text{ViH}$, data output is High-Z.
- If CAS = Vπ, data output may contain data from the last valid READ cycle.
- 13. Measured with a load equivalent to 2 TTL gate and
- 14. Assumes that ^tRCD < ^tRCD (MAX). If ^tRCD is greater than the maximum recommended value shown in this table, ^tRAC will increase by the amount that ^tRCD exceeds the value shown.
- 15. Assumes that ${}^{t}RCD \ge {}^{t}RCD$ (MAX).
- 16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, CAS must be pulsed HIGH for ^tCPN.
- 17. Operation within the ^tRCD (MAX) limit ensures that ^tRAC (MAX) can be met. ^tRCD (MAX) is specified as a reference point only; if ^tRCD is greater than the specified ^tRCD (MAX) limit, then access time is controlled exclusively by ^tCAC.
- 18. Operation within the ^tRAD limit ensures that ^tRCD (MAX) can be met. ^tRAD (MAX) is specified as a reference point only; if ^tRAD is greater than the specified ^tRAD (MAX) limit, then access time is controlled exclusively by ^tAA.
- Either ^tRCH or ^tRRH must be satisfied for a READ cycle.

- 20. OFF (MAX) defines the time at which the output achieves the open circuit condition, not a reference to VoH or VoL.
- 21. ^tWCS, ^tRWD, ^tAWD and ^tCWD are restrictive operating parameters in LATE-WRITE and READ-MODIFY-WRITE cycles only. If ^tWCS ≥ ^tWCS (MIN), the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If ^tRWD ≥ ^tRWD (MIN), ^tAWD ≥ ^tAWD (MIN) and ^tCWD ≥ ^tCWD (MIN), the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of Q (at access time and until CAS or OE goes back to Vii) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE-WRITE (OE controlled) cycle.
- These parameters are referenced to CAS leading edge in EARLY-WRITE cycles and WE leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
- 23. During a READ cycle, if OE is LOW then taken HIGH before CAS goes HIGH, Q goes open. If OE is tied permanently LOW, a LATE-WRITE or READ-MODIFY-WRITE operation is not possible.
- 24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW and \overline{OE} = HIGH.
- 25. All other inputs at Vcc -0.2V.
- 26. Write command is defined as either WEL or WEH or both going LOW on the MT4C16256/8. Write command is defined as WE going LOW on the MT4C16257/9.
- 27. MT4C16258/9 only.
- 28. LATE-WRITE and READ-MODIFY-WRITE cycles must have both ^tOD and ^tOEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if CAS remains LOW and OE is taken back LOW after ^tOEH is met. If CAS goes HIGH prior to OE going back LOW, the DQs will remain open.
- 29. The DQs open during READ cycles once ^tOD or ^tOFF occur. If CAS goes HIGH first, OE becomes a "don't care." If OE goes HIGH and CAS stays LOW, OE is not a "don't care;" and the DQs will provide the previously read data if OE is taken back LOW (while CAS remains LOW).



MICRON TECHNOLOGY INC

55E D

6111549 0004555 941

MRN

NOTES (continued)

30. Notes 31 through 41 apply to MT4C16257/9 only (*):

31. *The first CASx edge to transition LOW.

32. *The last CASx edge to transition HIGH.

*Output parameter (DQx) is referenced to corresponding <u>CAS</u> input; DQ1-DQ8 by <u>CASL</u> and DQ9-DQ16 by <u>CASH</u>.

34. *Last falling CASx edge to first rising CASx edge.

35. *Last rising CASx edge to next cycle's last rising CASx edge.

T-46-23-17

36. *Last rising CASx edge to first falling CASx edge.

37. *First DQs controlled by the first CASx to go LOW.

38. *Last DQs controlled by the last CASx to go HIGH.

39. *Each CASx must meet minimum pulse width.


40. *Last CASx to go LOW.

41. *All DQs controlled, regardless CASL and CASH.


42. Column address changed once while $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$.

MICRON TECHNOLOGY

■ 6111549 0004556 888 | 55E D



EARLY-WRITE CYCLE




1. Applies to MT4C16258 and MT4C16259 only. WE selects between normal WRITE and MASKED WRITE at NOTE: RAS time. The DQ inputs are "don't care" for a normal WRITE (WE HIGH at RAS time). The DQ inputs provide the mask data at RAS time for a MASKED WRITE (WE LOW at RAS time). WEL, WEH and DQ inputs on MT4C16256 and MT4C16257 are "don't care" at RAS time.

55E D = 6111549 0004557 714


READ-WRITE CYCLE

(LATE-WRITE and READ-MODIFY-WRITE CYCLES)

T-46-23-17



FAST-PAGE-MODE READ CYCLE



1. Applies to MT4C16258 and MT4C16259 only. WE selects between normal WRITE and MASKED WRITE at RAS time. The DQ inputs are "don't care" for a normal WRITE (WE HIGH at RAS time). The DQ inputs provide the mask data at RAS time for a MASKED WRITE (WE LOW at RAS time). WEL, WEH and DQ inputs on MT4C16256 and MT4C16257 are "don't care" at RAS time.

WIDE DRAM


MICRON TECHNOLOGY INC

55E D


■ 6111549 0004558 650 ■MRN

FAST-PAGE-MODE EARLY-WRITE CYCLE

T-46-23-17



FAST-PAGE-MODE READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)



1. Applies to MT4C16258 and MT4C16259 only. WE selects between normal WRITE and MASKED WRITE at NOTE: RAS time. The DQ inputs are "don't care" for a normal WRITE (WE HIGH at RAS time). The DQ inputs provide the mask data at RAS time for a MASKED WRITE (WE LOW at RAS time). WEL, WEH and DQ inputs on MT4C16256 and MT4C16257 are "don't care" at RAS time.


55E D

■ 6111549 0004559 597 ■ MRN

RAS ONLY REFRESH CYCLE


(ADDR = A0-A8, \overline{OE} ; \overline{WEL} , \overline{WEH} or \overline{WE} = DON'T CARE)

T-46-23-17



CAS-BEFORE-RAS REFRESH CYCLE

(A0-A8; and $\overline{OE} = DON'T CARE$)



HIDDEN REFRESH CYCLE 24

 $(\overline{WEL}, \overline{WEH} \text{ or } \overline{WE} = HIGH; \overline{OE} = LOW)$

