

# OKI semiconductor

**MSM6962/6982( $\mu$ -Law)** T-75-11-09

**MSM6963/6983(A-Law)**

**SINGLE CHIP CODEC WITH FILTER (COMBO)**

## GENERAL DESCRIPTION

MSM6962, MSM6982, MSM6963 and MSM6983 are CMOS devices containing a companding CODEC and PCM filters on a single chip. It converts voice signals to PCM signals ( $\mu$ -law or A-law) and vice versa. It contains analog pre-filter, transmit switched capacitor filter (SCF), receive SCF, analog post-filter and CODEC.

The transmit section and the receive section are designed to operate in both synchronous and asynchronous applications.

Each section requires sampling clock (8 kHz) and data clock (512 kHz, 1024 kHz, 1536 kHz, 1544 kHz or 2048 kHz) respectively.

## FEATURES


- Per-channel Single Chip CODEC with Filters.
- $\pm 5$  V Power Supplies
- Low Power Dissipation.  
55 mW operating (TYP)  
4 mW standby (TYP)
- Follows the  $\mu$ -companding Law. (MSM-6962 and MSM6982)
- Follows the A-companding Law. (MSM-6963 and MSM6983)
- Synchronous or Asynchronous Operation.
- Serial Data Rate of 512KBPS, 1024-KBPS, 1536KBPS, 1544KBPS or 2048-KBPS.
- On-chip Full Auto-ZERO Circuit.
- On-chip Analog Pre-Filter and Post-Filter.
- Excellent Power Supply Rejection Ratio 30 dB (from 300 Hz to 300 kHz)
- On-chip Precision Voltage reference.

## PACKAGE VARIETY


$\mu$ -Law	A-Law	Package	No. of Pin
MSM6962RS	MSM6963RS	Plastic DIP	16
MSM6982JS	MSM6983JS	PLCC	28
MSM6982ES	MSM6983ES	LCC	28
MSM6982GS-VK	MSM6983GS-VK	Plastic Flat	24

T-75-11-09

**BLOCK DIAGRAM**



**PIN CONFIGURATION**



**ELECTRICAL CHARACTERISTICS**

T-75-11-09

**Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Supply Voltage	V <sub>DD</sub>	-0.3 ~ +7	V
	V <sub>SS</sub>	+0.3 ~ -7	V
Reference Voltage	V <sub>REF</sub>	0 ~ V <sub>DD</sub>	V
Analog Input Voltage	V <sub>AIN</sub>	V <sub>SS</sub> - 0.3 ~ V <sub>DD</sub> + 0.3	V
Digital Input Voltage	V <sub>DIN</sub>	-0.3 ~ V <sub>DD</sub> + 0.3	V
Operating Temperature	T <sub>OP</sub>	-10 ~ 80	°C
Storage Temperature	T <sub>stg</sub>	-55 ~ 150	°C

Recommended Operating Conditions

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Supply Voltage	V <sub>DD</sub>		4.75	5	5.25	V
	V <sub>SS</sub>		-5.25	-5	-4.75	V
Reference Voltage	V <sub>REF</sub>		—	2.5	—	V
Analog Input Voltage	V <sub>AIN</sub>		—	—	5	V <sub>pp</sub>
Input High Voltage	V <sub>IH</sub>	XSYNC, XCLOCK, PCM IN, RSYNC, RCLOCK, TMC, BS	2.0	—	V <sub>DD</sub>	V
Input Low Voltage	V <sub>IL</sub>		0	—	0.8	V
Clock Frequency	f <sub>c</sub>	XCLOCK, RCLOCK	512, 1024 1536, 1544, 2048			kHz
Sync Pulse Frequency	f <sub>s</sub>	XCLOCK, RSYNC	—	8	—	kHz
Clock Duty Ratio	D <sub>R</sub>	XCLOCK, RCLOCK	40	50	60	%
Digital Input Rise Time	t <sub>ir</sub>	XSYNC, XCLOCK, PCM IN RSYNC, RCLOCK (Fig. 2)	—	—	50	ns
Digital Input Fall Time	t <sub>if</sub>	XSYNC, XCLOCK, PCM IN RSYNC, RCLOCK (Fig. 2)	—	—	50	ns
XMIT, Sync Timing	t <sub>XS</sub>	XCLOCK → XSYNC (Fig. 3)	50	—	—	ns
	t <sub>SX</sub>	XSYNC → XCLOCK (Fig. 3)	150	—	—	ns
RCV, Sync Timing	t <sub>RS</sub>	RCLOCK → RSYNC (Fig. 3)	50	—	—	ns
	t <sub>SR</sub>	RSYNC → RCLOCK (Fig. 3)	100	—	—	ns
XMIT, Sync Pulse Width	t <sub>WX</sub>	(Fig. 3)	1/f <sub>c</sub>	—	117	μs
RCV, Sync Pulse Width	t <sub>WR</sub>	(Fig. 3)	1/f <sub>c</sub>	—	117	μs
PCM IN Set-up Time	t <sub>DS</sub>	(Fig. 3)	100	—	—	ns
PCM IN Hold Time	t <sub>DH</sub>	(Fig. 3)	100	—	—	ns
Analog Output Allowable Load	R <sub>AL</sub>		10	—	—	kΩ
	C <sub>AL</sub>		—	—	100	PF
Digital Output Allowable Load	R <sub>DL</sub>		1	—	—	kΩ
	C <sub>DL</sub>		—	—	100	PF
Operating Temperature	T <sub>OP</sub>		0	—	70	°C

DC Characteristics

T-75-11-09

Parameter	Symbol	Condition	Min	Typ	Max	Unit	
Supply Current (Operating)	$I_{DD1}$	$V_{DD} = +5.25\text{ V}$ $V_{SS} = -5.25\text{ V}$	-	5.5	11	mA	
	$I_{SS1}$		-	5.0	11	mA	
Supply Current (Stand-by)	$I_{DD2}$		-	1.0	3	mA	
	$I_{SS2}$		-	0.3	1.5	mA	
Reference Current	$I_{REF}$		-	5	100	$\mu\text{A}$	
Input High Voltage	$V_{IH}$		$V_{DD} = +5.25\text{ V}$ $V_{SS} = -5.25\text{ V}$	2.0	1.7	-	V
Input Low Voltage	$V_{IL}$	$V_{DD} = +4.75\text{ V}$ $V_{SS} = -4.75\text{ V}$	-	1.6	0.8	V	
Input Leakage Current	$I_{IH}$	$V_{DD} = +5.25\text{ V}$ $V_{SS} = -5.25\text{ V}$	$V_I = 5\text{ V}$	-	< 0.5	2.0	$\mu\text{A}$
	$I_{IL}$		$V_I = 0\text{ V}$	-	< 0.5	0.5	$\mu\text{A}$
Output Low Voltage	$V_{OL}$	$V_{DD} = +4.75\text{ V}$ $V_{SS} = -4.75\text{ V}$	-	< 0.2	0.4	V	
Output Leakage Current	$I_{OH}$	$V_{DD} = +5.25\text{ V}$ $V_{SS} = -5.25\text{ V}$	-	< 5	10	$\mu\text{A}$	
Input Capacitance	$C_{IN}$	Except for AIN	-	5	-	PF	
		AIN	-	5	-	PF	
Analog Input Resistance	$R_{IN}$	$f_{IN} < 3.4\text{ kHz}$	-	1	-	$\text{M}\Omega$	

AC Characteristics

V<sub>DD</sub> = +5 V ±5%, V<sub>SS</sub> = -5 V ±5%, V<sub>R</sub> = 0 V

Parameter	Symbol	Condition		Min	Typ	Max	Unit
		f (Hz)	Level (dBmO)				
Transmit Frequency Response	Loss T1	60	0	20	26	-	dB
	Loss T2	300		-0.1	-0.03	0.2	
	Loss T3	820		Reference Value			
	Loss T4	2020		-0.1	0.0	0.2	
	Loss T5	3000		-0.1	0.10	0.2	
	Loss T6	3400		0	0.45	0.8	
	Loss T7	3980		14	16	-	
Receive Frequency Response	Loss R1	300	0	-0.1	-0.02	0.2	dB
	Loss R2	820		Reference Value			
	Loss R3	2020		-0.1	0.0	0.2	
	Loss R4	3000		-0.1	0.10	0.2	
	Loss R5	3400		0	0.65	0.8	
	Loss R6	3980		14	16	-	
Transmit Signal to Distortion Ratio (*1)	SD T1	1020	3	36	43	-	dB
	SD T2		0	36	41	-	
	SD T3		-30	36	40	-	
	SD T4		-40	*2 31	34.5 / 33	-	
	SD T5		-45	*2 26	31 / 28.5	-	
Receive Signal to Distortion Ratio (*1)	SD R1	1020	3	36	44	-	dB
	SD R2		0	36	41	-	
	SD R3		-30	36	41	-	
	SD R4		-40	*2 31	35.5 / 35	-	
	SD R5		-45	*2 26	34 / 28.5	-	

\*1: The measurement is taken with P-message filter.

\*2:

MSM6962
MSM6982
MSM6963
MSM6983

T-75-11-09

Parameter	Symbol	Condition		Min	Typ	Max	Unit
		f (Hz)	Level (dBmO)				
Transmit Gain Tracking	GT T1	1020	3	-0.2	-0.01	0.2	dB
	GT T2		-10	Reference Value			
	GT T3		-40	-0.2	0.05	0.2	
	GT T4		-50	-0.4	0.25	0.4	
	GT T5		-55	-0.8	0.10	0.8	
Receive Gain Tracking	GT R1	1020	3	-0.2	0.02	0.2	dB
	GT R2		-10	Reference Value			
	GT R3		-40	-0.2	-0.05	0.2	
	GT R4		-50	-0.4	-0.16	0.4	
	GT R5		-55	-0.8	-0.13	0.8	
Idle Channel Noise *3	Transmit	NIDL T	-	-	-89	-75	dBmOp
	Receive	NIDL R	-	-	-	-89	
Analog Input Level	VIN	1020	0	1,182	1,252	1,326	Vrms
Analog Output Level	VOUT	1020	0	1,182	1,252	1,326	Vrms
Absolute Delay Time	tD	-	-	-	0.47	0.5	ms
Transmit Group Delay Time	tGD T1	500	0	-	0.2	0.75	ms
	tGD T2	600		-	0.1	0.35	
	tGD T3	1000		-	0	0.125	
	tGD T4	1800		Reference Value			
	tGD T5	2600		-	0.05	0.125	
	tGD T6	2800		-	0.07	0.75	
Receive Group Delay Time	tGD R1	500	0	-	-0.02	0.75	ms
	tGD R2	600		-	-0.02	0.35	
	tGD R3	1000		-	0.03	0.125	
	tGD R4	1800		Reference Value			
	tGD R5	2600		-	0.07	0.125	
	tGD R6	2800		-	0.10	0.75	

\*3: The measurement is taken with P-message filter.

T-75-11-09

Parameter		Symbol	Condition		Min	Typ	Max	Unit
			f (Hz)	Level (dBmO)				
Crosstalk	T to R	C <sub>R</sub> T	1020	0	-	-90	-66	dBmO
	R to T	C <sub>R</sub> R	1020		-	-78	-66	
Discrimination Against Out-of-Band Input Signals		DIS	4.6K ~ 72K	-25	30	32	-	dB
Spurious Out-of-band Signals at the Output		SO	300 ~ 3400	0	-	-33	-30	dBmO
Intermodulation		IMD 1	f <sub>a</sub> =470 f <sub>b</sub> =320	-4	-	-40	-38	dB
Spurious In-band Signals at the Output		SI	1020	0	-	-45	-40	dBmO
Single Frequency Noise		N <sub>S</sub>	-	-	-	-60	-50	dBmO
V <sub>DD</sub> PSRR	Transmit	PPSR T	0 ~ 300K	200 mVp-p	-	30	-	dB
	Receive	PPSR R			-	30	-	
V <sub>SS</sub> PSRR	Transmit	NPSR T			-	30	-	dB
	Receive	NPSR R			-	30	-	
Digital Output Delay Time	t <sub>SD</sub>	R pull = 1 kΩ C <sub>L</sub> = 100 pF	50	150	200	ns		
	t <sub>XD1</sub>		50	100	200			
	t <sub>XD2</sub>		50	100	200			
	t <sub>XD3</sub>		50	180	200			
Digital Output Fall Time		t <sub>DDf</sub>	-	20	100	ns		



**PIN DESCRIPTION**

T-75-11-09

Pin Name	Pin No.		Function												
	RS	ES, JS													
VSS	1	1	VSS is a negative supply pin. The voltage supplied to this pin should be -5 V ±5%.												
TMC	2	2	<p>Test mode control input pin. TMC is a control input for operating mode selection, such as normal operating mode and analog loop-back mode. The operating modes are listed in the following table.</p> <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>"TMC"</th> <th>Mode</th> <th>"AOUT"</th> <th>AIN"</th> </tr> </thead> <tbody> <tr> <td>V<sub>IH</sub> (2.0V ~ V<sub>DD</sub>)</td> <td>Operating</td> <td>Receive signal output Connected to to RCVFLI output</td> <td>Xmit signal input</td> </tr> <tr> <td>V<sub>IL</sub> (0 ~ 0.8V)</td> <td>Analog Loop back (Refer to Fig. 1)</td> <td>ov</td> <td>Disconnected</td> </tr> </tbody> </table>	"TMC"	Mode	"AOUT"	AIN"	V <sub>IH</sub> (2.0V ~ V <sub>DD</sub> )	Operating	Receive signal output Connected to to RCVFLI output	Xmit signal input	V <sub>IL</sub> (0 ~ 0.8V)	Analog Loop back (Refer to Fig. 1)	ov	Disconnected
"TMC"	Mode	"AOUT"	AIN"												
V <sub>IH</sub> (2.0V ~ V <sub>DD</sub> )	Operating	Receive signal output Connected to to RCVFLI output	Xmit signal input												
V <sub>IL</sub> (0 ~ 0.8V)	Analog Loop back (Refer to Fig. 1)	ov	Disconnected												
AIN	3	3	<p>AIN is a analog signal input pin and is normally connected to the transmit filter input. The input analog signal is bandwidth-limited to 3.4 kHz and is converted to the 8 bits PCM signal. The input analog signal must remain between + VREF and - VREF for accurate conversion. In the analog loop-back mode, this pin is disconnected from any other circuits.</p>												
AG	4	4, 5	<p>Analog ground pin. AG is connected to the analog system ground.</p>												
AOUT	5	11	<p>AOUT is a analog signal output pin and is connected to the receive filter output. The output voltage range is ±2.5 V.</p>												
VREF	7	13	VREF is an input pin of the external voltage reference. This pin is left in open or connected to AG to activate the internal voltage reference.												
VDD	8	14, 15	VDD is a positive supply pin. The voltage supplied to this pin should be +5 ±5%.												
PCM <sub>IN</sub>	9	16	<p>PCM<sub>IN</sub> is an input pin of the PCM signal. This signal is serial data and is converted to the analog signal under control of R<sub>SYNC</sub> and R<sub>CLOCK</sub>. The input PCM data rates are 512KBPS, 1024KBPS, 1536KBPS, 1544KBPS or 2048KBPS.</p>												

Pin Name	Pin No.		Function
	RS	ES, JS	
RCLOCK	10	17	RCLOCK is an input pin of the clock that provides the basic timing and control signals required for the input of the PCM signal. The frequency of this clock must be coincident with the input PCM data rate.
RSYNC	11	18	RSYNC is an input pin of the pulse signal that is synchronized with RCLOCK and is used for taking out the required signal from the input serial PCM data. This signal makes the whole operation in the receive section synchronized. When RSYNC is connected continuously low or continuously high, the receive section is powered down. The frequency of this signal is 8 kHz ±50 ppm.
BS	12	19	7 bits control input pin. In the normal mode and the analog loop back mode, a positive or negative transient of BS signal provides a 7 bits decode operation with MSM6962 and MSM6982. (Refer to Fig. 4)
DG	13	25	Digital ground pin. DG is connected to the digital system ground.
XSYNC	14	26	XSYNC is an input pin of the pulse signal that is synchronized with XCLOCK and makes the whole operation in the transmit section synchronized. The output signal from the PCMOOUT pin is naturally synchronized with this signal. When XSYNC is connected continuously low or continuously high, the transmit section is powered down. The frequency of this signal is 8 kHz ±50 ppm.
XCLOCK	15	27	XCLOCK is an input pin of the clock that provides the basic timing and control signals required for the output of PCM signal. Clock rates of 512KBPS, 1024KBPS, 1536KBPS, 1544KBPS or 2048KBPS can be used for XCLOCK.
PCMOOUT	16	28	PCMOOUT is an output pin of the PCM signal. The result of conversion from analog to digital is output from this pin as 8 bits serial data. This data is shifted out under control of XSYNC and XCLOCK. Because of an open-drain output, wired-OR connections are easily performed.






Figure 1

SIGNAL TO DISTORTION RATIO


T-75-11-09




GAIN TRACKING CHARACTERISTICS



TEST CIRCUIT FOR MSM6962 AND MSM6963



Note 1: SYNC and CLOCK timing.



Note 2: Make the connection wire between AG and DG as short as possible.  
 Note 3: Use a test socket with short leads.

T-75-11-09




Figure 2 Definitions of Rise Time and Fall Time




Figure 3 Basic Time Chart

T-75-11-09




Figure 4 Time Chart for 7 Bits Decode