

TC74AC280P, TC74AC280F, TC74AC280FN

9 - BIT PARITY GENERATOR / CHECKER

(Note) The JEDEC SOP (FN) is not available in Japan.

The TC74AC280 is an advanced high speed CMOS 9 - BIT PARITY GENERATOR fabricated with silicon gate and double-layer metal wiring C²MOS technology.

It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The TC74AC280 is composed of nine data inputs (A thru I) and odd/even parity outputs (Σ ODD and Σ EVEN).


The odd parity output is high when an odd number of data inputs are high. The even parity output is high when an even number of data inputs are high.

The word-length capability is easily expanded by cascading.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES :

- High Speed..... $t_{pd} = 7.8ns$ (typ.) at $V_{CC} = 5V$
- Low Power Dissipation..... $I_{CC} = 8\mu A$ (Max.) at $T_a = 25^\circ C$
- High Noise Immunity..... $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min.)
- Symmetrical Output Impedance... $|I_{OH}| = |I_{OL}| = 24mA$ (Min.)
Capability of driving 50Ω transmission lines.
- Balanced Propagation Delays..... $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range... V_{CC} (opr.) = $2V \sim 5.5V$
- Pin and Function Compatible with 74F280




PIN ASSIGNMENT



TRUTH TABLE

Number of inputs A through I that are High	Outputs	
	Σ EVEN	Σ ODD
0, 2, 4, 6, 8	H	L
1, 3, 5, 7, 9	L	H


IEC LOGIC SYMBOL



961001EBA2

● TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

SYSTEM DIAGRAM



961001EBA2'

- The products described in this document are subject to foreign exchange and foreign trade control laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V _{CC}	- 0.5~7.0	V
DC Input Voltage	V _{IN}	- 0.5~V _{CC} +0.5	V
DC Output Voltage	V _{OUT}	- 0.5~V _{CC} +0.5	V
Input Diode Current	I _{IK}	± 20	mA
Output Diode Current	I _{OK}	± 50	mA
DC Output Current	I _{OUT}	± 50	mA
DC V _{CC} /Ground Current	I _{CC}	± 100	mA
Power Dissipation	P _D	500 (DIP)* / 180 (SOP)	mW
Storage Temperature	T _{stg}	- 65~150	°C

*500mW in the range of Ta = -40°C~65°C. From Ta = 65°C to 85°C a derating factor of -10mW/°C should be applied up to 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V _{CC}	2.0~5.5	V
Input Voltage	V _{IN}	0~V _{CC}	V
Output Voltage	V _{OUT}	0~V _{CC}	V
Operating Temperature	T _{opr}	- 40~85	°C
Input Rise and Fall Time	dt / dV	0~ 100 (V _{CC} = 3.3 ± 0.3V) 0~ 20 (V _{CC} = 5 ± 0.5V)	ns / V

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V _{CC} (V)	Ta = 25°C			Ta = -40~85°C		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High - Level Input Voltage	V _{IH}		2.0	1.50	—	—	1.50	—	V	
			3.0	2.10	—	—	2.10	—		
			5.5	3.85	—	—	3.85	—		
Low - Level Input Voltage	V _{IL}		2.0	—	—	0.50	—	0.50	V	
			3.0	—	—	0.90	—	0.90		
			5.5	—	—	1.65	—	1.65		
High - Level Output Voltage	V _{OH}	V _{IN} =	I _{OH} = - 50μA	2.0	1.9	2.0	—	1.9	V	
				3.0	2.9	3.0	—	2.9		—
		V _{IH} or V _{IL}	I _{OH} = - 4mA	3.0	2.58	—	—	2.48		—
				I _{OH} = - 24mA	4.5	3.94	—	—		3.80
Low - Level Output Voltage	V _{OL}	V _{IN} =	I _{OL} = 50μA	2.0	—	0.0	0.1	—	0.1	V
				3.0	—	0.0	0.1	—	0.1	
		V _{IH} or V _{IL}	I _{OL} = 12mA	3.0	—	—	0.36	—	0.44	
				I _{OL} = 24mA	4.5	—	—	0.36	—	
			I _{OL} = 75mA*	5.5	—	—	—	—	1.65	
Input Leakage Current	I _{IN}	V _{IN} = V _{CC} or GND	5.5	—	—	± 0.1	—	± 1.0	μA	
Quiescent Supply Current	I _{CC}	V _{IN} = V _{CC} or GND	5.5	—	—	8.0	—	80.0		

* : This spec indicates the capability of driving 50Ω transmission lines.
One output should be tested at a time for a 10ms maximum duration.

AC ELECTRICAL CHARACTERISTICS ($C_L = 50\text{pF}$, $R_L = 500\Omega$, Input $t_r = t_f = 3\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^\circ\text{C}$			$T_a = -40\sim 85^\circ\text{C}$		UNIT	
			V_{CC} (V)	MIN.	TYP.	MAX.	MIN.		MAX.
Propagation Delay Time	t_{pLH}		3.3 ± 0.3	—	12.9	21.9	1.0	25.0	ns
	t_{pHL}		5.0 ± 0.5	—	8.5	12.7	1.0	14.5	
Input Capacitance	C_{IN}		—	5	10	—	10	pF	
Power Dissipation Capacitance	$C_{PD}(1)$		—	80	—	—	—		


Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation :

$$I_{CC}(\text{opr.}) = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$


DIP 14PIN OUTLINE DRAWING (DIP14-P-300-2.54)

Unit in mm



SOP 14PIN (200mil BODY) OUTLINE DRAWING (SOP14-P-300-1.27)


Unit in mm



SOP 14PIN (150mil BODY) OUTLINE DRAWING (SOL14-P-150 -1.27)

Unit in mm

(Note) This package is not available in Japan.



Weight : 0.12g (Typ.)