524,288-word × 64-bit × 2-bank Synchronous Dynamic RAM Module

# HITACHI

ADE-203-628A (Z) Rev. 1.0 Feb. 7, 1997

### **Description**

The HB526C164EN belongs to 8-byte DIMM (Dual In-line Memory Module) family, and has been developed as an optimized main memory solution for 8-byte processor applications. The HB526C164EN is a 512k × 64 × 2-bank Synchronous Dynamic RAM Module, mounted 4 pieces of 16-Mbit SDRAM (HM5216165TT) sealed in TSOP package and 1 piece of serial EEPROM (24C02) for Presence Detect (PD). An outline of the HB526C164EN is 168-pin socket type package (dual lead out). Therefore, the HB526C164EN makes high density mounting possible without surface mount technology. The HB526C164EN provides common data inputs and outputs. Decoupling capacitors are mounted beside each TSOP on the module board.

#### **Features**

- 168-pin socket type package (dual lead out)
  - Outline: 133.35 mm (Length) × 25.40 mm (Height) × 2.92 mm (Thickness)
  - Lead pitch: 1.27 mm
- 3.3V power supply
- Clock frequency: 100 MHz / 83 MHz
- JEDEC standard outline unbuffered 8-byte DIMM
- LVTTL interface
- Data bus width: × 64 (Non parity) bit
- 2 Banks can operates simultaneously and independently
- Burst read/write operation and burst read/single write operation capability
- Programmable burst length: 1/2/4/8/full page
- Programmable burst sequence
  - Sequential/interleave
- Full page burst length capability
  - Sequential burst
  - Burst stop capability
- Programmable \(\overline{CE}\) latency: 2/3
- Byte control by DQMB
- 4096 refresh cycles: 64 ms




- 2 variations of refresh
  - Auto refresh
  - Self refresh

# **Ordering Information**

Type No.	Frequency	Package	Contact pad
HB526C164EN-10 HB526C164EN-12	100 MHz 83 MHz	168-pin dual lead out socket type	Gold

# **Pin Arrangement**



Pin name	Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name
V <sub>SS</sub>	43	V <sub>SS</sub>	85	V <sub>SS</sub>	127	V <sub>ss</sub>
DQ0	44	NC	86	DQ32	128	CKE0
DQ1	45	S2	87	DQ33	129	NC
DQ2	46	DQMB2	88	DQ34	130	DQMB6
DQ3	47	DQMB3	89	DQ35	131	DQMB7
V <sub>DD</sub>	48	NC	90	V <sub>DD</sub>	132	NC
DQ4	49	V <sub>DD</sub>	91	DQ36	133	V <sub>DD</sub>
DQ5	50	NC	92	DQ37	134	NC
DQ6	51	NC	93	DQ38	135	NC
DQ7	52	NC	94	DQ39	136	NC
DQ8	53	NC	95	DQ40	137	NC
V <sub>ss</sub>	54	V <sub>ss</sub>	96	V <sub>SS</sub>	138	V <sub>ss</sub>
DQ9	55	DQ16	97	DQ41	139	DQ48
DQ10	56	DQ17	98	DQ42	140	DQ49
DQ11	57	DQ18	99	DQ43	141	DQ50
	V <sub>ss</sub> DQ0 DQ1 DQ2 DQ3 V <sub>DD</sub> DQ4 DQ5 DQ6 DQ7 DQ8 V <sub>ss</sub> DQ9 DQ10	V <sub>ss</sub> 43         DQ0       44         DQ1       45         DQ2       46         DQ3       47         V <sub>DD</sub> 48         DQ4       49         DQ5       50         DQ6       51         DQ7       52         DQ8       53         V <sub>ss</sub> 54         DQ9       55         DQ10       56	V <sub>ss</sub> 43         V <sub>ss</sub> DQ0         44         NC           DQ1         45         \$\overline{S2}\$           DQ2         46         DQMB2           DQ3         47         DQMB3           V <sub>DD</sub> 48         NC           DQ4         49         V <sub>DD</sub> DQ5         50         NC           DQ6         51         NC           DQ7         52         NC           DQ8         53         NC           V <sub>ss</sub> 54         V <sub>ss</sub> DQ9         55         DQ16           DQ10         56         DQ17	Vss       43       Vss       85         DQ0       44       NC       86         DQ1       45       \$\overline{\sigma} 2\$       87         DQ2       46       DQMB2       88         DQ3       47       DQMB3       89         VD0       48       NC       90         DQ4       49       VD0       91         DQ5       50       NC       92         DQ6       51       NC       93         DQ7       52       NC       94         DQ8       53       NC       95         Vss       54       Vss       96         DQ9       55       DQ16       97         DQ10       56       DQ17       98	V <sub>ss</sub> 43         V <sub>ss</sub> 85         V <sub>ss</sub> DQ0         44         NC         86         DQ32           DQ1         45         \$\overline{S2}\$         87         DQ33           DQ2         46         DQMB2         88         DQ34           DQ3         47         DQMB3         89         DQ35           V <sub>DD</sub> 48         NC         90         V <sub>DD</sub> DQ4         49         V <sub>DD</sub> 91         DQ36           DQ5         50         NC         92         DQ37           DQ6         51         NC         93         DQ38           DQ7         52         NC         94         DQ39           DQ8         53         NC         95         DQ40           V <sub>ss</sub> 54         V <sub>ss</sub> 96         V <sub>ss</sub> DQ9         55         DQ16         97         DQ41           DQ10         56         DQ17         98         DQ42	V <sub>ss</sub> 43         V <sub>ss</sub> 85         V <sub>ss</sub> 127           DQ0         44         NC         86         DQ32         128           DQ1         45         \$\overline{S2}\$         87         DQ33         129           DQ2         46         DQMB2         88         DQ34         130           DQ3         47         DQMB3         89         DQ35         131           V <sub>DD</sub> 48         NC         90         V <sub>DD</sub> 132           DQ4         49         V <sub>DD</sub> 91         DQ36         133           DQ5         50         NC         92         DQ37         134           DQ6         51         NC         93         DQ38         135           DQ7         52         NC         94         DQ39         136           DQ8         53         NC         95         DQ40         137           V <sub>SS</sub> 54         V <sub>SS</sub> 96         V <sub>SS</sub> 138           DQ9         55         DQ16         97         DQ41         139           DQ10         56         DQ17         98         DQ42         140

# Pin Arrangement (cont)

Pin No.	Pin name						
16	DQ12	58	DQ19	100	DQ44	142	DQ51
17	DQ13	59	$V_{DD}$	101	DQ45	143	$V_{DD}$
18	$V_{DD}$	60	DQ20	102	$V_{DD}$	144	DQ52
19	DQ14	61	NC	103	DQ46	145	NC
20	DQ15	62	NC	104	DQ47	146	NC
21	NC	63	NC	105	NC	147	NC
22	NC	64	V <sub>ss</sub>	106	NC	148	V <sub>SS</sub>
23	V <sub>ss</sub>	65	DQ21	107	V <sub>ss</sub>	149	DQ53
24	NC	66	DQ22	108	NC	150	DQ54
25	NC	67	DQ23	109	NC	151	DQ55
26	$V_{DD}$	68	V <sub>ss</sub>	110	$V_{DD}$	152	V <sub>ss</sub>
27	$\overline{W}$	69	DQ24	111	CE	153	DQ56
28	DQMB0	70	DQ25	112	DQMB4	154	DQ57
29	DQMB1	71	DQ26	113	DQMB5	155	DQ58
30	<del>S</del> 0	72	DQ27	114	NC	156	DQ59
31	NC	73	V <sub>DD</sub>	115	RE	157	$V_{DD}$
32	V <sub>ss</sub>	74	DQ28	116	V <sub>ss</sub>	158	DQ60
33	A0	75	DQ29	117	A1	159	DQ61
34	A2	76	DQ30	118	А3	160	DQ62
35	A4	77	DQ31	119	A5	161	DQ63
36	A6	78	V <sub>ss</sub>	120	A7	162	V <sub>ss</sub>
37	A8	79	CK2	121	A9	163	CK3
38	A10 (AP)	80	NC	122	A11 (BA)	164	NC
39	NC	81	NC	123	NC	165	SA0
40	V <sub>DD</sub>	82	SDA	124	$V_{DD}$	166	SA1
41	$V_{DD}$	83	SCL	125	CK1	167	SA2
42	CK0	84	V <sub>DD</sub>	126	NC	168	V <sub>DD</sub>

# **Pin Description**

	Function				
A0 to A11	Address input				
	— Row address A0 to A10				
	<ul><li>Column address A0 to A7</li></ul>				
	Bank select address A11				
DQ0 to DQ63	Data input/output				
<del>S0</del> , <del>S2</del>	Chip select input				
RE	Row enable (RAS) input				
CE	Column enable (CAS) input				
$\overline{\mathbb{W}}$	Write enable input				
DQMB0 to DQMB7	Byte data mask				
CK0 to CK3	Clock input				
CKE0	Clock enable input				
SDA	Data input/output for serial PD				
SCL	Clock input for serial PD				
SA0 to SA2	Serial address input				
$V_{DD}$	Primary positive power supply				
$V_{SS}$	Ground				
NC	No connection				

# Serial PD Matrix\*1

Byte No.	Function described	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comments
0	Defines number of bytes written into memory at module mfgr	1	0	0	0	0	0	0	0	128
1	Total number of bytes of SPD memory device	0	0	0	0	1	0	0	0	256 byte
2	Fundamental memory type	0	0	0	0	0	1	0	0	SDRAM
3	Number of row addresses on this assembly	0	0	0	0	1	0	1	1	11
4	Number of column addresses on this assembly	0	0	0	0	1	0	0	0	8
5	Number of banks on this assembly	0	0	0	0	0	0	0	1	1
6	Data width of this assembly	0	1	0	0	0	0	0	0	64
7	Data width continuation	0	0	0	0	0	0	0	0	
8	Voltage interface standard of this assembly	0	0	0	0	0	0	0	1	LVTTL
9	SDRAM cycle time at max (CL = ×) 12 ns	1	1	0	0	0	0	0	0	CL = 3
10	SDRAM access from Clock 9 ns	1	0	0	1	0	0	0	0	-
11	DIMM configuration type	0	0	0	0	0	0	0	0	Non parity
12	Refresh rate/type	1	0	0	0	0	0	0	0	Normal (15.625 μs) Self refresh
13	SDRAM width, primary DRAM	0	0	0	1	0	0	0	0	1M×16
14	Error checking SDRAM data width	0	0	0	0	0	0	0	0	
15	Minimum clock delay, back-to-back random column addresses	0	0	0	0	0	0	0	1	1 CLK
16	Burst lengths supported	1	0	0	0	1	1	1	1	1, 2, 4, 8, full page
17	Number of banks on each SDRAM device	0	0	0	0	0	0	1	0	2
18	CE number of latencies supported	0	0	0	0	0	1	1	0	2, 3
19	CS number of latency	0	0	0	0	0	0	0	1	0
20	W number of latency	0	0	0	0	0	0	0	1	0
21	SDRAM device attributes	0	0	0	0	0	0	0	0	Non buffer
22	SDRAM device attributes: General	0	0	0	0	1	1	1	0	$V_{cc} \pm 10\%$


Byte No.	Function described	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comments
23	Minimum cycle time (CL = $\times$ – 1) 15 ns	1	1	1	1	0	0	0	0	CL = 2
24	Maximum data access from clock $(CL = x - 1)$ 9.5 ns	1	0	0	1	0	1	0	1	-
25	Minimum clock cycle time (CL = $\times$ – 2) Undefined	1	1	1	1	1	1	1	1	
26	Maximum data access from clock $(CL = x - 2)$ Undefined	1	1	1	1	1	1	1	1	-
27	Minimum row precharge time	0	0	0	1	1	1	1	0	30 ns
28	Minimum row active to row active delay	0	0	0	1	0	1	0	0	20 ns
29	Minimum RE to CE delay	0	0	0	1	1	1	1	0	30 ns
30	Minimum RE pulse width	0	0	1	1	1	1	0	0	60 ns
31	Module bank density	0	0	0	0	0	0	1	0	8M byte
32 to 61	Superset information	1	1	1	1	1	1	1	1	*2
62	SPD revision	0	0	0	0	0	0	0	0	
63	Checksum for bytes 0 to 62	1	1	1	1	1	1	1	1	
64	Manufacturer's JEDEC ID code per JEP - 106E	0	0	0	0	0	1	1	1	HITACHI: 07h
65 to 71	Manufacturer's JEDEC ID code per JEP - 106E	1	1	1	1	1	1	1	1	*2
72	Manufacturering location	0	1	0	0	1	0	1	0	JAPAN (J)
73	Manufacturer's part number	0	1	0	0	1	0	0	0	Н
74	Manufacturer's part number	0	1	0	0	0	0	1	0	В
75	Manufacturer's part number	0	0	1	1	0	1	0	1	5
76	Manufacturer's part number	0	0	1	1	0	0	1	0	2
77	Manufacturer's part number	0	0	1	1	0	1	1	0	6
78	Manufacturer's part number	0	1	0	0	0	0	1	1	С
79	Manufacturer's part number	0	0	1	1	0	0	0	1	1
80	Manufacturer's part number	0	0	1	1	0	1	1	0	6
81	Manufacturer's part number	0	0	1	1	0	1	0	0	4
82	Manufacturer's part number	0	1	0	0	0	1	0	1	Е
83	Manufacturer's part number	0	1	0	0	1	1	1	0	N
84	Manufacturer's part number	0	1	0	1	1	1	1	1	_
85	Manufacturer's part number	0	0	1	1	0	0	0	1	1
86	Manufacturer's part number	0	0	1	1	0	0	0	0	0
87 to 90	Manufacturer's part number	0	0	1	0	0	0	0	0	Space

Byte No.	Function described	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comments
91	Revision code	0	0	1	1	0	0	0	0	Initial
92	Revision code	0	0	1	0	0	0	0	0	Space
93	Manufacturering date	*3								Year code
94	Manufacturering date	*3								Weak code
95 to 98	Assembly serial number	<b>*</b> 4								
99 to 125	Manufacturer specific data	1	1	1	1	1	1	1	1	*2
126	Intel specification frequency	0	1	1	0	0	1	1	0	66 MHz
127	Intel specification CE#	0	0	0	0	0	1	1	0	CL = 2, 3

Notes: 1. All serial PD data are not protected. 0: Serial data, "driven Low", 1: Serial data, "driven High"

- 2. All bits of bytes 32 through 61, bytes 65 through 71 and 99 through 125 are defined "1".
- 3. Bytes 93 (Manufacturering date Year code): ex. Year 1996 -> 60h, Year 1997 -> 61h. Bytes 94 (Manufacturering date Week code): ex. Week 11 -> 0Bh, Week 36 -> 24h.
- 4. Bytes 95 through 98 are production number.

### **Block Diagram**



# **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit	Note
Voltage on any pin relative to V <sub>ss</sub>	$V_{T}$	-0.5 to +4.6	V	1
Supply voltage relative to V <sub>ss</sub>	V <sub>DD</sub>	-0.5 to +4.6	V	1
Short circuit output current	lout	50	mA	
Power dissipation	P <sub>T</sub>	4	W	
Operating temperature	Topr	0 to +65	°C	
Storage temperature	Tstg	-55 to +125	°C	

Note: 1.  $V_{IH}$  (max) = 5.75 V for pulse width  $\leq$  5 ns.

# **Recommended DC Operating Conditions** ( $Ta = 0 \text{ to } +65^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply voltage	$V_{DD}$	3.0	3.3	3.6	V	1
	$V_{ss}$	0	0	0	V	
Input high voltage	V <sub>IH</sub>	2.0	_	4.6	V	1, 2
Input low voltage	V <sub>IL</sub>	-0.3	_	0.8	V	1, 3

Notes: 1. All voltage referred to V<sub>ss</sub>

- 2.  $V_{IH}$  (max) = 5.5 V for pulse width  $\leq$  5 ns
- 3.  $V_{IL}$  (min) = -1.0 V for pulse width  $\leq 5$  ns

**DC Characteristics** (Ta = 0 to 65°C,  $V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ )

		-10		40		_		
Parameter	Symbol	Min Max		-12 Min	Max	_ Unit	Test conditions	Notes
Operating current	I <sub>CC1</sub>		520		420	mA	Burst length = 1 t <sub>RC</sub> = min	1, 2, 4
Standby current (Bank Disable)	I <sub>CC2</sub>	_	12	_	12	mA	$CKE = V_{IL},$ $t_{CK} = min$	5
		_	8	_	8	mA	$CKE = V_{IL}$ $CK = V_{IL}$ or $V_{IH}$ Fixed	6
		_	200	_	164	mA	$CKE = V_{IH},$ $NOP command$ $t_{CK} = min$	3
Active standby current (Bank active)	I <sub>CC3</sub>	_	28	_	28	mA	$CKE = V_{IL},$ $t_{CK} = min,$ $DQ = High-Z$	1, 2
		_	204	_	172	mA	$\begin{aligned} CKE &= V_{IH}, \\ NOP & command \\ t_{CK} &= min, \\ DQ &= High-Z \end{aligned}$	1, 2, 3
Burst operating current (CE Latency = 2)	I <sub>CC4</sub>		400	_	340	mA	t <sub>CK</sub> = min, BL = 4	1, 2, 4
$(\overline{CE} \text{ Latency} = 3)$	I <sub>CC4</sub>	_	600	_	500	mA	_	
Refresh current	I <sub>CC5</sub>	_	340	_	280	mA	t <sub>RC</sub> = min	
Self refresh current	I <sub>CC6</sub>		8	_	8	mA	$\begin{aligned} V_{IH} &\geq V_{DD} - 0.2 \\ V_{IL} &\leq 0.2 \ V \end{aligned}$	7
Input leakage current	I <sub>LI</sub>	-10	10	-10	10	μΑ	$0 \le Vin \le V_{DD}$	
Output leakage current	I <sub>LO</sub>	-10	10	-10	10	μΑ	$0 \le Vout \le V_{DD}$ DQ = disable	
Output high voltage	$V_{OH}$	2.4	$V_{\scriptscriptstyle DD}$	2.4	$V_{\scriptscriptstyle DD}$	V	$I_{OH} = -2 \text{ mA}$	
Output low voltage	$V_{OL}$	0	0.4	0	0.4	V	$I_{OL} = 2 \text{ mA}$	

Notes: 1. I<sub>cc</sub> depends on output load condition when the device is selected. I<sub>cc</sub> (max) is specified at the output open condition.

- 2. One bank operation.
- 3. Input signal transition is once per two CK cycles.
- 4. Input signal transition is once per one CK cycle.
- 5. After power down mode, CK operating current.
- 6. After power down mode, no CK operating current.
- 7. After self refresh mode set, self refresh current.

# Capacitance (Ta = 25°C, $V_{DD}$ = 3.3 V $\pm$ 0.3 V)

Parameter	Symbol	Тур	Max	Unit	Notes
Input capacitance (Address)	C <sub>I1</sub>	_	40	pF	1, 3
Input capacitance (RE, CE, W, CK, CKE)	C <sub>I2</sub>	_	40	pF	1, 3
Input capacitance (S)	C <sub>I3</sub>	_	30	pF	1, 3
Input capacitance (DQMB)	$C_{I4}$	_	25	pF	1, 3
Input/Output capacitance (DQ)	C <sub>I/O1</sub>	_	20	pF	1, 2, 3

HB526C164EN

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

- 2.  $DQMB = V_{IH}$  to disable Dout.
- 3. This parameter is sampled and not 100% tested.

# AC Characteristics (Ta = 0 to 65°C, $V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$ , $V_{SS} = 0 \text{ V}$ )

			JO 10-1				
		-10		-12			
Parameter	Symbol	Min Max		Min	Max	Unit	Notes
System clock cycle time							
(CE Latency = 2)	t <sub>ck</sub>	15	_	18	_	ns	1
(CE Latency = 3)	$t_{\text{CK}}$	10	_	12	_		
CK high pulse width	t <sub>CKH</sub>	3	_	4	_	ns	1
CK low pulse width	t <sub>CKL</sub>	3	_	4	_	ns	1
Access time from CK							
(CE Latency = 2)	$t_{AC}$	_	9.5	_	12	ns	1, 2
(CE Latency = 3)	t <sub>AC</sub>	_	7.5	_	9		
Data-out hold time	t <sub>oh</sub>	3	_	3	_	ns	1, 2
CK to Data-out low impedance	t <sub>LZ</sub>	0	_	0	_	ns	1, 2, 3
CK to Data-out high impedance	t <sub>HZ</sub>	_	7	_	9	ns	1, 4
Data-in setup time	t <sub>DS</sub>	2	_	3	_	ns	1
Data in hold time	$t_{DH}$	1	_	1	_	ns	1
Address setup time	t <sub>AS</sub>	2	_	3	_	ns	1
Address hold time	t <sub>AH</sub>	1	_	1	_	ns	1
CKE setup time	$t_{\text{CES}}$	2	_	3	_	ns	1, 5
CKE setup time for power down exit	t <sub>CESP</sub>	2	_	3	_	ns	1
CKE hold time	t <sub>CEH</sub>	1	_	1	_	ns	1

**AC Characteristics** (Ta = 0 to 65°C,  $V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ) (cont)

		HB320	C164EN				
		-10		-12		-	
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Command setup time	t <sub>cs</sub>	2	_	3		ns	1
Command hold time	t <sub>CH</sub>	1	_	1	_	ns	1
Ref/Active to Ref/Active command period	t <sub>RC</sub>	90	_	108	_	ns	1
Active to precharge command period	t <sub>RAS</sub>	60	120000	72	120000	ns	1
Active to precharge on full page mode	t <sub>RASC</sub>	_	120000	_	120000	ns	1
Active command to column command (same bank)	t <sub>RCD</sub>	30	_	36	_	ns	1
Precharge to active command period	t <sub>RP</sub>	30	_	36	_	ns	1
Write recovery or data-in to precharge lead time	t <sub>DPL</sub>	15	_	18	_	ns	1
Active (a) to Active (b) command period	t <sub>RRD</sub>	20	_	24	_	ns	1
Transition time (rise to fall)	t <sub>T</sub>	1	5	1	5	ns	
·							

HR526C164FN

ms


Notes: 1. AC measurement assumes  $t_T = 1$  ns. Reference level for timing of input signals is 1.40 V.

- 2. Access time is measured at 1.40 V. Load condition is  $C_L = 50$  pF with current source.
- 3.  $t_{LZ}$  (max) defines the time at which the outputs achieves the low impedance state.
- 4.  $t_{HZ}$  (max) defines the time at which the outputs achieves the high impedance state.
- 5.  $t_{\text{CES}}$  defines CKE setup time to CKE rising edge except power down exit command.

#### **Test Conditions**

Refresh period

- Input and output timing reference levels: 1.4 V
- · Input waveform and output load: See following figures



# **Relationship Between Frequency and Minimum Latency**

	HB526C164EN									
Parameter		-10			-12			_		
Frequency (MHz) t <sub>ck</sub> (ns)	Symbol	100 10	66 15	33 30	83 12	55 18	28 36	 Notes		
Active command to column command (same bank)	t <sub>RCD</sub>	3	2	1	3	2	1	1		
Active command to active command (same bank)	t <sub>RC</sub>	9	6	3	9	6	3	= [t <sub>RAS</sub> + t <sub>RP</sub> ] 1		
Active command to precharge command (same bank)	t <sub>RAS</sub>	6	4	2	6	4	2	1		
Precharge command to active command (same bank)	t <sub>RP</sub>	3	2	1	3	2	1	1		
Write recovery or data-in to precharge command (same bank)	t <sub>DPL</sub>	2	1	1	2	1	1	1		
Active command to active command (different bank)	t <sub>RRD</sub>	2	2	1	2	2	1	1		
Self refresh exit time	I <sub>SREX</sub>	2	2	2	2	2	2	2		
Last data in to active command (Auto precharge, same bank)	I <sub>APW</sub>	5	3	2	5	3	2	$= [t_{DPL} + t_{RP}]$		
Self refresh exit to command input	I <sub>SEC</sub>	9	6	3	9	6	3	= [t <sub>RC</sub> ]		
Precharge command to high impedance (CE latency = 3)	I <sub>HZP</sub>	3	3	3	3	3	3			
$(\overline{CE}   \text{latency} = 2)$	I <sub>HZP</sub>	_	2	2	_	2	2			
Last data out to active command (auto precharge) (same bank)	I <sub>APR</sub>	1	1	1	1	1	1			
Last data out to precharge (early precharge) (CE latency = 3)	I <sub>EP</sub>	-2	-2	-2	-2	-2	-2			
$(\overline{CE}   \text{latency} = 2)$	I <sub>EP</sub>	_	-1	-1	_	-1	-1			
Column command to column command	I <sub>CCD</sub>	1	1	1	1	1	1			
Write command to data in latency	I <sub>WCD</sub>	0	0	0	0	0	0			
DQMB to data in	I <sub>DID</sub>	0	0	0	0	0	0			
DQMB to data out	I <sub>DOD</sub>	2	2	2	2	2	2			
CKE to CK disable	I <sub>CLE</sub>	1	1	1	1	1	1			

# Relationship Between Frequency and Minimum Latency (cont)

		HB52	26C164					
Parameter		-10			-12			_
Frequency (MHz) $t_{ck}$ (ns)	Symbol	100 10	66 15	33 30	83 12	55 18	28 36	Notes
Register set to active command	t <sub>RSA</sub>	1	1	1	1	1	1	
S to command disable	I <sub>CDD</sub>	0	0	0	0	0	0	
Power down exit to command input	I <sub>PEC</sub>	1	1	1	1	1	1	
Burst stop to output valid data hold (CE latency = 3)	I <sub>BSR</sub>	2	2	2	2	2	2	
( <del>CE</del> latency = 2)	I <sub>BSR</sub>	_	1	1	_	1	1	
Burst stop to output high impedance (CE latency = 3)	I <sub>BSH</sub>	3	3	3	3	3	3	
( <del>CE</del> latency = 2)	I <sub>BSH</sub>	_	2	2	_	2	2	
Burst stop to write data ignore	I <sub>RSW</sub>	0	0	0	0	0	0	

Notes: 1.  $t_{RCD}$  to  $t_{RRD}$  are recommended value.

<sup>2.</sup> When self refresh exit is executed, CKE should be kept "H" longer than  $I_{\text{SREX}}$  from exit cycle.

#### Pin Functions

**CK0** (input pins): CK is the master clock input to this pin. The other input signals are referred at CK rising edge.

 $\overline{S0}$ ,  $\overline{S2}$  (input pins): When  $\overline{S}$  is Low, the command input cycle becomes valid. When  $\overline{S}$  is High, all inputs are ignored. However, internal operations (bank active, burst operations, etc.) are held.

 $\overline{RE}$ ,  $\overline{CE}$ , and  $\overline{W}$  (input pins): Although these pin names are the same as those of conventional DRAM modules, they function in a different way. These pins define operation commands (read, write, etc.) depending on the combination of their voltage levels. For details, refer to the command operation section.

**A0 to A10 (input pins):** Row address (AX0 to AX10) is determined by A0 to A10 level at the bank active command cycle CK rising edge. Column address (AY0 to AY7) is determined by A0 to A7 level at the read or write command cycle CK rising edge. And this column address becomes burst access start address. A10 defines the precharge mode. When A10 = High at the precharge command cycle, both banks are precharged. But when A10 = Low at the precharge command cycle, only the bank that is selected by A11 (BS) is precharged.

**A11** (input pin): A11 is a bank select signal (BS). The memory array of the HB526C164EN is divided into bank 0 and bank 1, both which contain 2048 row  $\times$  256 column  $\times$  16 bits. If A11 is Low, bank 0 is selected, and if A11 is High, bank 1 is selected.

**CKE0** (input pins): This pin determines whether or not the next CK is valid. If CKE is High, the next CK rising edge is valid. If CKE is Low, the next CK rising edge is invalid. This pin is used for power-down and clock suspend modes.

**DQMB0 to DQMB7 (input pins):** Read operation: If DQMB is High, the output buffer becomes High-Z. If the DQMB is Low, the output buffer becomes Low-Z.

Write operation: If DQMB is High, the previous data is held (the new data is not written). If DQMB is Low, the data is written.

**DQ0 to DQ63 (DQ pins):** Data is input to and output from these pins. These pins are the same as those of a conventional DRAM module.

 $V_{DD}$  (power supply pins): 3.3 V is applied.

 $V_{SS}$  (power supply pins): Ground is connected.

### **Command Operation**

#### **Command Truth Table**

The synchronous DRAM module recognizes the following commands sepcified by the  $\overline{S}$ ,  $\overline{RE}$ ,  $\overline{CE}$ ,  $\overline{W}$  and address pins.

Function	Symbol	CKE n - 1	n	$\overline{s}$	RE	CE	$\overline{\mathbf{W}}$	A11	A10	A0 to A9
Ignore command	DESL	Н	×	Н	×	×	×	×	×	×
No operation	NOP	Н	×	L	Н	Н	Н	×	×	×
Burst stop in full page	BST	Н	×	L	Н	Н	L	×	×	×
Column address and read command	READ	Н	×	L	Н	L	Н	V	L	V
Read with auto-precharge	READ A	Н	×	L	Н	L	Н	V	Н	V
Column address and write command	WRIT	Н	×	L	Н	L	L	V	L	V
Write with auto-precharge	WRIT A	Н	×	L	Н	L	L	V	Н	V
Row address strobe and bank act.	ACTV	Н	×	L	L	Н	Н	V	V	V
Precharge select bank	PRE	Н	×	L	L	Н	L	V	L	×
Precharge all bank	PALL	Н	×	L	L	Н	L	×	Н	×
Refresh	REF/SELF	Н	V	L	L	L	Н	×	×	×
Mode register set	MRS	Н	×	L	L	L	L	V	V	V

Note: H: V<sub>IH</sub>. L: V<sub>II</sub>. x: V<sub>IH</sub> or V<sub>II</sub>. V: Valid address input

**Ignore command [DESL]:** When this command is set  $(\overline{S} \text{ is High})$ , the synchronous DRAM module ignore command input at the clock. However, the internal status is held.

**No operation [NOP]:** This command is not an execution command. However, the internal operations continue.

**Burst stop in full-page [BST]:** This command stops a full-page burst operation (burst length = full-page (256)), and is illegal otherwise. Full page burst continues until this command is input. When data input/output is completed for a full-page of data (256), it automatically returns to the start address, and input/output is performed repeatedly.

**Column address strobe and read command [READ]:** This command starts a read operation. In addition, the start address of burst read is determined by the column address (AY0 to AY7) and the bank select address (BS). After the read operation, the output buffer becomes High-Z.

**Read with auto-precharge [READ A]:** This command automatically performs a precharge operation after a burst read with a burst length of 1, 2, 4, or 8. When the burst length is full-page (256), this command is illegal.

**Column address strobe and write command [WRIT]:** This command starts a write operation. When the burst write mode is selected, the column address (AY0 to AY7) and the bank select address (A11) become the burst write start address. When the single write mode is selected, data is only written to the location specified by the column address (AY0 to AY7) and the bank select address (A11).

**Write with auto-precharge [WRIT A]:** This command automatically performs a precharge operation after a burst write with a length of 1, 2, 4, or 8, or after a single write operation. When the burst length is full-page (256), this command is illegal.

**Row address strobe and bank activate [ACTV]:** This command activates the bank that is selected by A11 (BS) and determines the row address (AX0 to AX10). When A11 is Low, bank 0 is activated. When A11 is High, bank 1 is activated.

**Precharge selected bank [PRE]:** This command starts precharge operation for the bank selected by A11. If A11 is Low, bank 0 is selected. If A11 is High, bank 1 is selected.

Precharge all banks [PALL]: This command starts a precharge operation for all banks.

**Refresh** [**REF/SELF**]: This command starts the refresh operation. There are two types of refresh operation, the one is auto-refresh, and the other is self-refresh. For details, refer to the CKE truth table section.

**Mode register set [MRS]:** Synchronous DRAM module has a mode register that defines how it operates. The mode register is specified by the address pins (A0 to A11) at the mode register set cycle. For details, refer to the mode register configuration. After power on, the contents of the mode register are undefined, execute the mode register set command to set up the mode register.

#### **DQMB Truth Table**

F	0	CKE		DOMB
Function	Symbol	n - 1	n	DQMB
Write enable/output enable	ENB	Н	×	L
Write inhibit/output disable	MASK	Н	×	Н

Note: H:  $V_{IH}$ . L:  $V_{IL}$ .  $\times$ :  $V_{IH}$  or  $V_{IL}$ .

I<sub>DOD</sub> is needed.

The HB526C164EN series can mask input/output data by means of DQMB During reading, the output buffer is set to Low-Z by setting DQMB to Low, enabling data output. On the other hand, when DQMB is set to High, the output buffer becomes High-Z, disabling data output. During writing, data is written by setting DQMB to Low. When DQMB is set to High, the previous data is held (the new data is not written). Desired data can be masked during burst read or burst write by setting DQMB. For details, refer to the DQMB control section of the HB526C164EN operating instructions.

#### **CKE Truth Table**

Current state	Function	CKE n-1	n	s	RE	CE	$\overline{\mathbf{W}}$	Address
Active	Clock suspend mode entry	Н	L	Н	×	×	×	×
Any	Clock suspend	L	L	×	×	×	×	×
Clock suspend	Clock suspend mode exit	L	Н	×	×	×	×	×
Idle	Auto refresh command REF	Н	Н	L	L	L	Н	×
Idle	Self refresh entry SELF	Н	L	L	L	L	Н	×
Idle	Power down entry	Н	L	L	Н	Н	Н	×
		Н	L	Н	×	×	×	×
Self-refres	Self refresh exit SELFX	L	Н	L	Н	Н	Н	×
		L	Н	Н	×	×	×	×
Power down	Power down exit	L	Н	L	Н	Н	Н	×
		L	Н	Н	×	×	×	×

Note: H: V<sub>IH</sub>. L: V<sub>IL</sub>. ×: V<sub>IH</sub> or V<sub>IL</sub>.

**Clock suspend mode entry:** The synchronous DRAM module enters clock suspend mode from active mode by setting CKE to Low. The clock suspend mode changes depending on the current status (1 clock before) as shown below.

**ACTIVE clock suspend:** This suspend mode ignores inputs after the next clock by internally maintaining the bank active status.

**READ suspend and READ A suspend:** The data being output is held (and continues to be output).

**WRITE suspend and WRIT A suspend:** In this mode, external signals are not accepted. However, the internal state is held.

**Clock suspend:** During clock suspend mode, keep the CKE to Low.

**Clock suspend mode exit:** The synchronous DRAM module exits from clock suspend mode by setting CKE to High during the clock suspend state.

**IDLE:** In this state, all banks are not selected, and completed precharge operation.

**Auto refresh command [REF]:** When this command is input from the IDLE state, the synchronous DRAM module starts auto refresh operation. (The auto refresh is the same as the CBR refresh of conventional DRAM module.) During the auto refresh operation, refresh address and bank select address are generated inside the synchronous DRAM module. For every auto refresh cycle, the internal address counter is updated. Accordingly, 4096 times are required to refresh the entire memory. Before exicuting the auto refresh command, all the banks must be in the IDLE state. In addition, since the precharge for all banks is automatically performed after auto refresh, no precharge command is required after auto refresh.

**Self refresh entry [SELF]:** When this command is input during the IDLE state, the synchronous DRAM module starts self refresh operation. After the execution of this command, self refresh continues while CKE is Low. Since self refresh is performed internally and automatically, external refresh operations are unnecessary.

**Power down mode entry:** When this command is executed during the IDLE state, the synchronous DRAM module enters power down mode. In power down mode, power consumption is suppressed by cutting off the initial input circuit.

**Self refresh exit:** When this command is executed during self refresh mode, the synchronous DRAM module can exit from self refresh mode. After exiting from self refresh mode, the synchronous DRAM module enters the IDLE state.

**Power down exit:** When this command is executed at the power down mode, the synchronous DRAM module can exit from power down mode. After exiting from power down mode, the synchronous DRAM module enters the IDLE state.

#### **Function Truth Table**

The following table shows the operations that are performed when each command is issued in each mode of the synchronous DRAM module.

Current state	$\overline{S}$	RE	CE	$\overline{\mathbf{W}}$	Address	Command	Operation
Precharge	Н	×	×	×	X	DESL	Enter IDLE after t <sub>RP</sub>
	L	Н	Н	Н	×	NOP	Enter IDLE after t <sub>RP</sub>
	L	Н	Н	L	×	BST	NOP
	L	Н	L	Н	BA, CA, A10	READ/READ A	ILLEGAL
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL
	L	L	Н	Н	BA, RA	ACTV	ILLEGAL
	L	L	Н	L	BA, A10	PRE, PALL	NOP
	L	L	L	Н	×	REF, SELF	ILLEGA
	L	L	L	L	MODE	MRS	ILLEGAL
Idle	Н	×	×	×	×	DESL	NOP
	L	Н	Н	Н	×	NOP	NOP
	L	Н	Н	L	×	BST	NOP
	L	Н	L	Н	BA, CA, A10	READ/READ A	ILLEGAL
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL
	L	L	Н	Н	BA, RA	ACTV	Bank and row active
	L	L	Н	L	BA, A10	PRE, PALL	NOP
	L	L	L	Н	×	REF, SELF	Refresh
	L	L	L	L	MODE	MRS	Mode register set

Current state	$\overline{S}$	RE	CE	$\overline{\mathbf{W}}$	Address	Command	Operation
Row active	Н	×	×	×	×	DESL	NOP
	L	Н	Н	Н	×	NOP	NOP
	L	Н	Н	L	×	BST	NOP
	L	Н	L	Н	BA, CA, A10	READ/READ A	Begin read
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	Begin write
	L	L	Н	Н	BA, RA	ACTV	Other bank active ILLEGAL on same bank*3
	L	L	Н	L	BA, A10	PRE, PALL	Precharge
	L	L	L	Н	×	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Read	Н	×	×	×	×	DESL	Continue burst to end
	L	Н	Н	Н	X	NOP	Continue burst to end
	L	Н	Н	L	×	BST	Burst stop to full page
	L	Н	L	Н	BA, CA, A10	READ/READ A	Continue burst read to CE latency and new read
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	Term burst read/start write
	L	L	Н	Н	BA, RA	ACTV	Other bank active ILLEGAL on same bank*3
	L	L	Н	L	BA, A10	PRE, PALL	Term burst read and Precharge
	L	L	L	Н	×	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Read with auto-precharge	Н	×	×	×	×	DESL	Continue burst to end and precharge
	L	Н	Н	Н	×	NOP	Continue burst to end and precharge
	L	Н	Н	L	×	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A10	READ/READ A	ILLEGAL
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL
	L	L	Н	Н	BA, RA	ACTV	Other bank active ILLEGAL on same bank*3
	L	L	Н	L	BA, A10	PRE, PALL	ILLEGAL
	L	L L H × REF, SELF		ILLEGAL			
	L L L MODE MRS		ILLEGAL				

Current state	$\overline{S}$	RE	CE	$\overline{\mathbf{W}}$	Address	Command	Operation
Write	Н	×	×	×	×	DESL	Continue burst to end
	L	Н	Н	Н	×	NOP	Continue burst to end
	L	Н	Н	L	×	BST	Burst stop on full page
	L	Н	L	Н	BA, CA, A10	READ/READ A	Term burst and new read
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	Term burst and new write
	L	L	Н	Н	BA, RA	ACTV	Other bank active ILLEGAL on same bank*3
	L	L	Н	L	BA, A10	PRE, PALL	Term burst write and precharge*2
	L	L	L	Н	×	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Write with auto-precharge	Н	×	×	×	×	DESL	Continue burst to end and precharge
	L	Н	Н	Н	×	NOP	Continue burst to end and precharge
	L	Н	Н	L	×	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A10	READ/READ A	ILLEGAL
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL
	L	L	Н	Н	BA, RA	ACTV	Other bank active ILLEGAL on same bank*3
	L	L	Н	L	BA, A10	PRE, PALL	ILLEGAL
	L	L	L	Н	×	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Refresh (auto refresh)	Н	×	×	×	×	DESL	Enter IDLE after t <sub>RC</sub>
	L	Н	Н	Н	×	NOP	Enter IDLE after t <sub>RC</sub>
	L	Н	Н	L	×	BST	Enter IDLE after t <sub>RC</sub>
	L	Н	L	Н	BA, CA, A10	READ/READ A	ILLEGAL
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL
	L	L	Н	Н	BA, RA	ACTV	ILLEGAL
	L	L	Н	L	BA, A10	PRE, PALL	ILLEGAL
	L	L	L	Н	×	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL

Notes: 1. H:  $V_{IH}$ . L:  $V_{IL}$ .  $\times$ :  $V_{IH}$  or  $V_{IL}$ .

The other combinations are inhibit.

- 2. An interval of  $t_{\tiny DPL}$  is required between the final valid data input and the precharge command.
- 3. If  $t_{\text{RRD}}$  is not satisfied, this operation is illegal.

#### From [PRECHARGE]

**To [DESL], [NOR] or [BST]:** When these commands are executed, the synchronous DRAM module enters the IDLE state after  $t_{RP}$  has elapsed from the completion of precharge.

From [IDLE]

To [DESL], [NOP], [BST], [PRE] or [PALL]: These commands result in no operation.

**To [ACTV]:** The bank specified by the address pins and the ROW address is activated.

**To [REF], [SELF]:** The synchronous DRAM module enters refresh mode (auto refresh or self refresh).

**To [MRS]:** The synchronous DRAM module enters the mode register set cycle.

#### From [ROW ACTIVE]

**To [DESL], [NOP] or [BST]:** These commands result in no operation.

**To [READ], [READ A]:** A read operation starts. (However, an interval of t<sub>RCD</sub> is required.)

**To [WRIT], [WRIT A]:** A write operation starts. (However, an interval of  $t_{RCD}$  is required.)

**To** [ACTV]: This command makes the other bank active. (However, an interval of  $t_{RRD}$  is required.) Attempting to make the currently active bank active results in an illegal command.

**To [PRE], [PALL]:** These commands set the synchronous DRAM module to precharge mode. (However, an interval of  $t_{RAS}$  is required.)

#### From [READ]

To [DESL], [NOP]: These commands continue read operations until the burst operation is completed.

**To [BST]:** This command stops a full-page burst.

**To [READ], [READ A]:** Data output by the previous read command continues to be output. After  $\overline{\text{CE}}$  latency, the data output resulting from the next command will start.

To [WRIT], [WRIT A]: These commands stop a burst read, and start a write cycle.

**To [ACTV]:** This command makes other banks bank active. (However, an interval of  $t_{RRD}$  is required.) Attempting to make the currently active bank active results in an illegal command.

**To** [PRE], [PALL]: These commands stop a burst read, and the synchronous DRAM module enters precharge mode.

#### From [READ with AUTO PRECHARGE]

**To [DESL], [NOP]:** These commands continue read operations until the burst operation is completed, and the synchronous DRAM module then enters precharge mode.

**To [ACTV]:** This command makes other banks bank active. (However, an interval of  $t_{RRD}$  is required.) Attempting to make the currently active bank active results in an illegal command.

#### From [WRITE]

To [DESL], [NOP]: These commands continue write operations until the burst operation is completed.

**To [BST]:** This command stops a full-page burst.

To [READ], [READ A]: These commands stop a burst and start a read cycle.

To [WRIT], [WRIT A]: These commands stop a burst and start the next write cycle.

**To [ACTV]:** This command makes the other bank active. (However, an interval of  $t_{RRD}$  is required.) Attempting to make the currently active bank active results in an illegal command.

**To [PRE], [PALL]:** These commands stop burst write and the synchronous DRAM module then enters precharge mode.

#### From [WRITE with AUTO-PRECHARGE]


**To [DESL], [NOP]:** These commands continue write operations until the burst is completed, and the synchronous DRAM module enters precharge mode.

**To** [ACTV]: This command makes the other bank active. (However, an interval of  $t_{RC}$  is required.) Attempting to make the currently active bank active results in an illegal command.

#### From [REFRESH]

**To [DESL], [NOP], [BST]:** After an auto-refresh cycle (after  $t_{RC}$ ), the synchronous DRAM module automatically enters the IDLE state.

### **Simplified State Diagram**



Transition resulting from command input.

Note: 1. After the auto-refresh operation, precharge operation is performed automatically and enter the IDLE state.

### **Mode Register Configuration**

The mode register is set by the input to the address pins (A0 to A11) during mode register set cycles. The mode register consists of five sections, each of which is assigned to address pins.

**A11, A10, A9, A8:** (OPCODE): The synchronous DRAM module has two types of write modes. One is the burst write mode, and the other is the single write mode. These bits specify write mode.

**Burst read and BURST WRITE:** Burst write is performed for the specified burst length starting from the column address specified in the write cycle.

**Burst read and SINGLE WRITE:** Data is only written to the column address specified during the write cycle, regardless of the burst length.

A7: Keep this bit Low at the mode register set cycle.

**A6, A5, A4:** (LMODE): These pins specify the  $\overline{CE}$  latency.

A3: (BT): A burst type is specified. When full-page burst is performed, only "sequential" can be selected.

A2, A1, A0: (BL): These pins specify the burst length.

A11	A10	) A	9	A8	Α	7	A6	A5	A4	А3		A2	A1	A0				
	OP	COD	E			0	LM	ODE		ВТ	BT BL							
					/										\			
					A6	A5	A4	CE Late	ency	A3	E	Burst	Туре	100	۸.4		Burst I	Length
					0	0	0		R	0		Seque	ential	A2	A1	A0	BT=0	BT=1
					0	0	1		_	1		Interl	eave	0	0	0	1	1
					0	1	0		2					0	0	1	2	2
					0	1	1 3							0	1	0	4	4
					1	Χ	Х		R					0	1	1	8	8
					_	_								1	0	0	R	R
A11	A10	A9	A8	3	Write	e mod	de							1	0	1	R	R
0	0	0	0	Е	Burst	read	and b	urst wri	te					1	1	0	R	R
Х	Х	0	1			R								1	1	1	F.P.	R
Х	Х	1	0	В	urst	read	and S	INGLE	WRITE					F.I	P. = F	ull P	age	
Х	Х	1	1			R								Ri	s Re	serve	ed(inhibi	t)
														X:	0 or	1		

# **Burst Sequence**

Burst length = 2

Starting Ad.	Addressing	(decimal)
A0	Sequence	Interleave
0	0, 1,	0, 1,
1	1, 0,	1, 0,

### Burst length = 4

Starting Ad.		Addressing(decimal)		
A1	A0	Sequence	Interleave	
0	0	0, 1, 2, 3,	0, 1, 2, 3,	
0	1	1, 2, 3, 0,	1, 0, 3, 2,	
1	0	2, 3, 0, 1,	2, 3, 0, 1,	
1	1	3, 0, 1, 2,	3, 2, 1, 0,	

### Burst length = 8

Starting Ad.		d.	Addressing(decimal)		
A2	A1	A0	Sequence	Interleave	
0	0	0	0, 1, 2, 3, 4, 5, 6, 7,	0, 1, 2, 3, 4, 5, 6, 7,	
0	0	1	1, 2, 3, 4, 5, 6, 7, 0,	1, 0, 3, 2, 5, 4, 7, 6,	
0	1	0	2, 3, 4, 5, 6, 7, 0, 1,	2, 3, 0, 1, 6, 7, 4, 5,	
0	1	1	3, 4, 5, 6, 7, 0, 1, 2,	3, 2, 1, 0, 7, 6, 5, 4,	
1	0	0	4, 5, 6, 7, 0, 1, 2, 3,	4, 5, 6, 7, 0, 1, 2, 3,	
1	0	1	5, 6, 7, 0, 1, 2, 3, 4,	5, 4, 7, 6, 1, 0, 3, 2,	
1	1	0	6, 7, 0, 1, 2, 3, 4, 5,	6, 7, 4, 5, 2, 3, 0, 1,	
1	1	1	7, 0, 1, 2, 3, 4, 5, 6,	7, 6, 5, 4, 3, 2, 1, 0,	


### Operation of HB526C164EN Series

#### **Read/Write Operations**


**Bank active:** Before executing a read or write operation, the corresponding bank and the row address must be activated by the bank active (ACTV) command. Either bank 0 or bank 1 is activated according to the status of the A11 pin, and the row address (AX0 to AX10) is activated by the A0 to A10 pins at the bank active command cycle. An interval of  $t_{RCD}$  is required between the bank active command input and the following read/write command input.

**Read operation:** A read operation starts when a read command is input. Output buffer becomes Low-Z in the ( $\overline{\text{CE}}$  Latency-1) cycle after read command set. HB526C164EN series can perform a burst read operation. The burst length can be set to 1, 2, 4, 8 or full-page (256). The start address for a burst read is specified by the column address (AY0 to AY7) and the bank select address (A11) at the read command set cycle. In a read operation, data output starts after the number of cycles specified by the  $\overline{\text{CE}}$  Latency. The  $\overline{\text{CE}}$  Latency can be set to 2 or 3. When the burst length is 1, 2, 4, or 8, the Dout buffer automatically becomes High-Z at the next cycle after the successive burst-length data has been output. When the burst length is full-page (256), data is repeatedly output until the burst stop command is input. The  $\overline{\text{CE}}$  latency and burst length must be specified at the mode register.

#### **CE** Latency




#### **Burst Length**



**Write operation:** Burst write or single write mode is selected by the OPCODE (A11, A10, A9, A8) of the mode register.


#### **Burst write**

A burst write operation is enabled by setting OPCODE (A9, A8) to (0, 0). A burst write starts in the same cycle as a write command set. (The latency of data input is 0.) The burst length can be set to 1, 2, 4, 8, and full-page, like burst read operations. The write start address is specified by the column address (AY0 to AY7) and the bank select address (A11) at the write command set cycle.



#### Single write


A single write operation is enabled by setting OPCODE (A9, A8) to (1, 0). In a single write operation, data is olny written to the column address (AY0 to AY7) and the bank select address (A11) specified by the write command set cycle without regard to the burst length setting. (The latency of data input is 0).



#### **Auto Precharge**


**Read with auto precharge:** In this operation, since precharge is automatically performed after completing a read operation, a precharge command need not be executed after each read operation. The command executed for the same bank after the execution of this command must be the bank active (ACTV) command. In addition, an interval defined by  $I_{APR}$  is required before execution of the next command.

CE latency	Precharge start cycle
3	2 cycle before the final data is output
2	1 cycle before the final data is output




Write with auto precharge: In this operation, since precharge is automatically performed after completing a burst write or single write operation, a precharge command need not be executed after each write operation. The command executed for the same bank after the execution of this command must be the bank active (ACTV) command. In addition, an interval of  $I_{APW}$  is required between the final valid data input and input of the next command.

#### **Burst Write** (Burst Length = 4)



#### Single Write




#### **Full-page Burst Stop**


**Burst stop command during burst read:** The burst stop (BST) command is used to stop data output during a full-page burst. The BST command sets the output buffer to High-Z and stops the full-page burst read. The timing from command input to the last data changes depending on the  $\overline{CE}$  latency setting. In addition, the BST command is valid only during full-page burst mode, and is invalid with burst lengths 1, 2, 4 and 8.

CE latency	BST to valid data	BST to high impedance
2	1	2
3	2	3

### $\overline{\text{CE}}$ Latency = 2, Burst Length = full page




#### $\overline{\text{CE}}$ Latency = 3, Burst Length = full page



**Burst stop command at burst write:** The burst stop command (BST command) is used to stop data input during a full-page burst write. No data is written in the same cycle as the BST command and in subsequent cycles. In addition, the BST command is only valid during full-page burst mode, and is invalid with burst lengths of 1, 2, 4 and 8. And an interval of t<sub>DPL</sub> is requried between the BST command and the next precharge command

#### **Burst Length = full page**




#### Command Intervals

#### Read command to Read command interval:

Same bank, same ROW address: When another read command is executed at the same ROW address of the same bank as the preceding read command execution, the second read can be performed after an interval of no less than 1 cycle. Even when the first command is a burst read that is not yet finished, the data read by the second command will be valid.


#### **READ to READ Command Interval** (same ROW address in same bank)



**Same bank, different ROW address:** When the ROW address changes on same bank, consecutive read commands cannot be executed; it is necessary to separate the two read commands with a precharge command and a bank-active command.

**Different bank:** When the bank changes, the second read can be performed after an interval of no less than 1 cycle, provided that the other bank is in the bank-active state. Even when the first command is a burst read that is not yet finished, the data read by the second command will be valid.


#### **READ to READ Command Interval** (different bank)



#### Write command to Write command interval:

**Same bank, same ROW address:** When another write command is executed at the same ROW address of the same bank as the preceding write command, the second write can be performed after an interval of no less than 1 cycle. In the case of burst writes, the second write command has priority.


#### WRITE toWRITE Command Interval (same ROW address in same bank)



Same bank, different ROW address: When the ROW address changes, consecutive write commands cannot be executed; it is necessary to separate the two write commands with a precharge command and a bank-active command.

**Different bank:** When the bank changes, the second write can be performed after an interval of no less than 1 cycle, provided that the other bank is in the bank-active state. In the case of burst write, the second write command has priority.


#### WRITE to WRITE Command Interval (different bank)




#### Read command to Write command interval:

**Same bank, same ROW address:** When the write command is executed at the same ROW address of the same bank as the preceding read command, the write command can be performed after an interval of no less than 1 cycle. However, DQMB must be set High so that the output buffer becomes High-Z before data input.

#### **READ to WRITE Command Interval (1)**



#### **READ to WRITE Command Interval (2)**




Same bank, different ROW address: When the ROW address changes, consecutive write commands cannot be executed; it is necessary to separate the two commands with a precharge command and a bank-active command.

**Different bank:** When the bank changes, the write command can be performed after an interval of no less than 1 cycle, provided that the other bank is in the bank-active state. However, DQMB must be set High so that the output buffer becomes High-Z before data input.


#### Write command to Read command interval:

Same bank, same ROW address: When the read command is executed at the same ROW address of the same bank as the preceding write command, the read command can be performed after an interval of no less than 1 cycle. However, in the case of a burst write, data will continue to be written until one cycle before the read command is executed.

#### WRITE to READ Command Interval (1)



#### WRITE to READ Command Interval (2)




**Same bank, different ROW address:** When the ROW address changes, consecutive read commands cannot be executed; it is necessary to separate the two commands with a precharge command and a bank-active command.

**Different bank:** When the bank changes, the read command can be performed after an interval of no less than 1 cycle, provided that the other bank is in the bank-active state. However, in the case of a burst write, data will continue to be written until one cycle before the read command is executed (as in the case of the same bank and the same address).


Read command to Precharge command interval (same bank): When the precharge command is executed for the same bank as the read command that preceded it, the minimum interval between the two commands is one cycle. However, since the output buffer then becomes High-Z after the cycles defined by  $I_{HZP}$ , there is a possibility that burst read data output will be interrupted, if the precharge command is input during burst read. To read all data by burst read, the cycles defined by  $I_{EP}$  must be assured as an interval from the final data output to precharge command execution.

#### READ to PRECHARGE Command Interval (same bank): To output all data

### $\overline{\text{CE}}$ Latency = 2, Burst Length = 4




### $\overline{\text{CE}}$ Latency = 3, Burst Length = 4




### READ to PRECHARGE Command Interval (same bank): To stop output data

# **CE** Latency = 2, Burst Length = 1, 2, 4, 8



### **CE** Latench = 3, Burst Length = 1, 2, 4, 8





Write command to Precharge command interval (same bank): When the precharge command is executed for the same bank as the write command that preceded it, the minimum interval between the two commands is 1 cycle.

WRITE to PRECHARGE Command Interval (same bank): However, if the burst write operation is unfinished, the input data must be masked by means of DQMB for assurance of the cycle defined by  $t_{DPL}$ .


#### WRITE to PRECHARGE Command Interval (same bank)

#### **Burst Length = 4** (To stop write operation)





#### **Burst Length = 4** (To write all data)




#### Bank active command interval:


Same bank: The interval between the two bank-active commands must be no less than  $t_{RC}$ .

In the case of different bank-active commands: The interval between the two bank-active commands must be no less than  $t_{RRD}$ .


#### Bank active to bank active for same bank



#### Bank active to bank active for different bank




Mode register set to Bank-active command interval: The interval between setting the mode register and executing a bank-active command must be no less than  $t_{RSA}$ .




### **DQMB** Control

The DQMB mask the lower and upper bytes of the DQ data, respectively. The timing of DQMB is different during reading and writing.

**Reading:** When data is read, the output buffer can be controlled by DQMB. By setting DQMB to Low, the output buffer becomes Low-Z, enabling data output. By setting DQMB to High, the output buffer becomes High-Z, and the corresponding data is not output. However, internal reading operations continue. The latency of DQMB during reading is 2.



**Writing:** Input data can be masked by DQMB. By setting DQMB to Low, data can be written. In addition, when DQMB is set to High, the corresponding data is not written, and the previous data is held. The latency of DQMB during writing is 0.



#### Refresh

**Auto-refresh:** All the banks must be precharged before executing an auto-refresh command. Since the auto-refresh command updates the interval counter every time it is executed and determines the banks and the ROW addresses to be refreshed, external address specification is not required. The refresh cycle is 4096 cycles/64 ms. (4096 cycles are required to refresh all the ROW addresses.) The output buffer becomes High-Z after auto-refresh start. In addition, since a precharge has been completed by an internal operation after the auto-refresh, an additional precharge operation by the precharge command is not required.

**Self-refresh:** After executing a self-refresh command, the self-refresh operation continues while CKE is held Low. During self-refresh operation, all ROW addresses are refreshed by the internal refresh timer. A self-refresh is terminated by a self-refresh exit command. If you use distributed auto-refresh mode with 15.6 µs interval in normal read/write cycle, auto-refresh should be executed within 15.6 µs immediately after exiting from and before entering into self refresh mode. If you use address refresh or burst auto-refresh mode in normal read/write cycle, 4096 cycles of distributed auto-refresh with 15.6 µs interval should be executed within 64 ms immediately after exiting from and before entering into self refresh mode.

#### Others


**Power-down mode:** The synchronous DRAM module enters power-down mode when CKE goes Low in the IDLE state. In power down mode, power consumption is suppressed by deactivating the input initial circuit. Power down mode continues while CKE is held Low. In addition, by setting CKE to High, the synchronous DRAM module exits from the power down mode, and command input is enabled from the next cycle. In this mode, internal refresh is not performed.

**Clock suspend mode:** By driving CKE to Low during a bank-active or read/write operation, the synchronous DRAM module enters clock suspend mode. During clock suspend mode, external input signals are ignored and the internal state is maintained. When CKE is driven High, the synchronous DRAM module terminates clock suspend mode, and command input is enabled from the enext cycle. For details, refer to the "CKE Truth Table".


**Power-up sequence:** During power-up sequence, the DQMB and the CKE must be set to High. When 200  $\mu$ s has past after power on, all banks must be precharged using the precharge command. After  $t_{RP}$  delay, set 8 or more auto refresh commands. And set the mode register set command to initialize the mode register.

### **Timing Waveforms**


### **Read Cycle**




### Write Cycle




### **Mode Register Set Cycle**




### Read Cycle/Write Cycle




### Read/Single Write Cycle




### Read/Burst Write Cycle




### Full Page Read/Write Cycle




### **Auto Refresh Cycle**




#### Self Refresh Cycle




#### **Clock Suspend Mode**



#### **Power Down Mode**




### **Power Up Sequence**



### **Physical Outline**

Unit: mm/inch



When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

# IITACHI

#### Hitachi. Ltd.

Semiconductor & IC Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

#### For further information write to:

Hitachi America, Ltd. Semiconductor & IC Div. 2000 Sierra Point Parkway Brisbane, CA. 94005-1835 USA

Tel: 415-589-8300 Fax: 415-583-4207 Hitachi Europe GmbH Electronic Components Group Continental Europe Dornacher Straße 3 D-85622 Feldkirchen Tel: 089-9 91 80-0

Fax: 089-9 29 30 00

Hitachi Europe Ltd. Electronic Components Div. Northern Europe Headquarters Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA United Kingdom Tel: 0628-585000 Fax: 0628-778322

Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd. Unit 706, North Tower, World Finance Centre. Harbour City, Canton Road Tsim Sha Tsui, Kowloon Hong Kong

Hitachi Asia Pte. Ltd.

Hitachi Tower

Tel: 535-2100

Singapore 0104

16 Collyer Quay #20-00

Tel: 27359218 Fax: 27306071

# **Revision Record**

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.0	Aug. 18, 1996	Initial issue	S. Tsukui	K. Tsuneda
1.0	Feb. 7, 1997	Change of Serial PD matrix Capacitance $C_{ 3}$ max: 40 pF to 30 pF AC Characteristics $t_{AC}$ max (CL = 3): 8/9.5 ns to 7.5/9 ns Change of symbol: $t_{RWL}$ to $t_{DPL}$ Change of description for Self-refresh Timing Waveforms: Change of Self-refresh		