## 5812- F

## BiMOS II 20-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE-DMOS PULL-DOWNS



## ABSOLUTE MAXIMUM RATINGS <br> at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> Logic Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$

Driver Supply Voltage, $\mathrm{V}_{\mathrm{BB}} . . . . . . . . . . . . . . . . . . ~ 60 \mathrm{~V}$
Continuous Output Current Range,
Iout.
-40 to +15 mA
Input Voltage Range,
$\mathrm{V}_{\mathrm{IN}}$...................... -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Package Power Dissipation, $\mathrm{P}_{\mathrm{D}}$ (UCQ5812AF)
3.12 W* $^{*}$
(UCQ5812EPF) $1.92 \mathrm{~W}=$
Operating Temperature Range,
$\mathrm{T}_{\mathrm{A}}$............................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range,
$\mathrm{T}_{\mathrm{S}} . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

* Derate at rate of $25 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
$=$ Derate at rate of $15 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Caution: Allegro CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.

Note that the UCQ5812AF (dual in-line package) and UCQ5812EPF (PLCC package) are electrically identical and share a common pin number assignment.

The UCQ5812AF/EPF combine a 20-bit CMOS shift register, data latches, and control circuitry with high-voltage bipolar source drivers and active DMOS pull-downs for reduced supply current requirements. Although designed primarily for vacuum-fluorescent displays, the high-voltage, high-current outputs also allow them to be used in other peripheral power driver applications.

The CMOS shift register and latches allow direct interfacing with microprocessor-based systems. Data input rates are typically over 5 MHz with a 5 V logic supply, and over 7.5 MHz at 12 V . Especially useful for inter-digit blanking, the BLANKING input disables the output source drives and turns on the DMOS sink drivers. Use with TTL may require the use of appropriate pull-up resistors to ensure an input logic high.

A CMOS serial data output enables cascade connections in applications requiring additional drive lines. Similar devices are available as the UCQ5810AF/LWF (10 bits), UCQ5811A (12 bits), and UCQ5818AF/EPF (32 bits).

The output source drivers are high-voltage PNP-NPN Darlingtons with a minimum breakdown of 60 V and are capable of sourcing up to 40 mA . The DMOS active pull-downs are capable of sinking up to 15 mA .

The UCQ5812AF is supplied in a 28 -pin dual in-line plastic package with 0.600 " ( 15.24 mm ) row spacing. For surface-mounting, the UCQ5812EPF is furnished in 28 -lead plastic chip carrier (quad pack) with 0.050 " $(1.22 \mathrm{~mm})$ centers. Copper lead-frames, reduced supply current requirements and lower output saturation voltages, allow continuous operation, with all outputs sourcing 25 mA , of the UCQ5812AF over the operating temperature range, and the UCQ5812EPF up to $+75^{\circ} \mathrm{C}$.

## FEATURES

■ High-Speed Source Drivers
■ 60 V Source Outputs

- To 3.3 MHz Data Input Rate
- Low-Output Saturation Voltages

■ Low-Power CMOS Logic and Latches

Active DMOS Pull-Downs

- Reduced Supply Current Requirements
- Improved Replacement for TL5812


TYPICAL INPUT CIRCUIT


Dwg. EP-010-5

## TYPICAL OUTPUT DRIVER



ELECTRICAL CHARACTERISTICS over operating temperature range, at $\mathrm{V}_{\mathrm{BB}}=60 \mathrm{~V}$ (unless otherwise noted).

| Characteristic | Symbol | Test Conditions | Limits @ $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  |  | Limits @ $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIn. | Typ. | Max. | Min. | Typ. | Max. |  |
| Output Leakage Current | $\mathrm{I}_{\text {CEX }}$ | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ | - | -5.0 | -15 | - | -5.0 | -15 | $\mu \mathrm{A}$ |
| Output Voltage | $\mathrm{V}_{\text {OUT(1) }}$ | $\mathrm{I}_{\text {OUT }}=-25 \mathrm{~mA}, \mathrm{~V}_{\mathrm{BB}}=60 \mathrm{~V}$ | 58 | 58.5 | - | 58 | 58.5 | - | V |
|  | $\mathrm{V}_{\text {OUT(0) }}$ | $\mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}$ | - | 2.0 | 3.0 | - | - | - | V |
|  |  | $\mathrm{I}_{\text {OUT }}=2 \mathrm{~mA}$ | - | - | - | - | 2.0 | 3.5 | V |
| Output Pull-Down Current | $\mathrm{I}_{\text {OUT(0) }}$ | $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{BB}}$ | 2.0 | 3.5 | - | - | - | - | mA |
|  |  | $\mathrm{V}_{\text {OUT }}=20 \mathrm{~V}$ to $\mathrm{V}_{\text {BB }}$ | - | - | - | 8.0 | 13 | - | mA |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}(1)}$ |  | 3.5 | - | 5.3 | 10.5 | - | 12.3 | V |
|  | $\mathrm{V}_{\mathrm{IN}(0)}$ |  | -0.3 | - | +0.8 | -0.3 | - | +0.8 | V |
| Input Current | $\mathrm{I}_{\mathrm{IN}(1)}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ | - | 0.05 | 0.5 | - | 0.1 | 1.0 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\text {IN(0) }}$ | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}$ | - | -0.05 | -0.5 | - | -0.1 | -1.0 | $\mu \mathrm{A}$ |
| Serial Data | $\mathrm{V}_{\text {OUT(1) }}$ | $\mathrm{l}_{\text {OUT }}=-200 \mu \mathrm{~A}$ | 4.5 | 4.7 | - | 11.7 | 11.8 | - | V |
|  | $\mathrm{V}_{\text {OUT(0) }}$ | $\mathrm{I}_{\text {OUT }}=200 \mu \mathrm{~A}$ | - | 200 | 250 | - | 100 | 200 | mV |
| Maximum Clock Frequency | $\mathrm{f}_{\mathrm{clk}}$ |  | 3.3 | 5.0 | - | - | 7.5 | - | MHz |
| Supply Current | $\mathrm{I}_{\mathrm{DD}(1)}$ | All Outputs High | - | 100 | 300 | - | 200 | 500 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\mathrm{DD}(0)}$ | All Outputs Low | - | 100 | 300 | - | 200 | 500 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\mathrm{BB}(1)}$ | Outputs High, No Load | - | 1.5 | 4.0 | - | 1.5 | 4.0 | mA |
|  | $\mathrm{I}_{\mathrm{BB}(0)}$ | Outputs Low | - | 10 | 100 | - | 10 | 100 | $\mu \mathrm{A}$ |
| Blanking to Output Delay | $\mathrm{t}_{\text {PHL }}$ | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 50 \%$ to $50 \%$ | - | 2000 | - | - | 1000 | - | ns |
|  | $\mathrm{t}_{\text {PLH }}$ | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 50 \%$ to $50 \%$ | - | 1000 | - | - | 850 | - | ns |
| Output Fall Time | $\mathrm{t}_{\mathrm{f}}$ | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 90 \%$ to $10 \%$ | - | 1450 | - | - | 650 | - | ns |
| Output Rise Time | $\mathrm{t}_{\mathrm{r}}$ | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 10 \%$ to $90 \%$ | - | 650 | - | - | 700 | - | ns |

Negative current is defined as coming out of (sourcing) the specified device pin.


Dwg. No. 12,649A

## TIMING CONDITIONS

$\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\right.$, Logic Levels are $\mathrm{V}_{\mathrm{DD}}$ and Ground)
A. Minimum Data Active Time Before Clock Pulse
(Data Set-Up Time)
75 ns
B. Minimum Data Active Time After Clock Pulse
(Data Hold Time)
75 ns
C. Minimum Data Pulse Width ................................................................. 150 ns
D. Minimum Clock Pulse Width ............................................................... 150 ns
E. Minimum Time Between Clock Activation and Strobe ...................... 300 ns
F. Minimum Strobe Pulse Width .............................................................. 100 ns
G. Typical Time Between Strobe Activation and

Output Transition
500 ns

Serial Data present at the input is transferred to the shift register on the logic " 0 " to logic " 1 " transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the BLANKING input be high during serial data entry.

When the BLANKING input is high, the output source drivers are disabled (OFF); the DMOS sink drivers are ON, the information stored in the latches is not affected by the BLANKING input. With the BLANKING input low, the outputs are controlled by the state of their respective latches.

## TRUTH TABLE

| Serial |  | Shi | Reg | giste | Co | ontents | Serial |  |  | Latc | C | onten |  |  |  |  | Outp | ut | 訨 | nts |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input | Input | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | ... | $\mathrm{I}_{\mathrm{N}-1} \mathrm{I}_{\mathrm{N}}$ | Output | Input | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | ... | $\mathrm{I}_{\mathrm{N}-1}$ |  | Blanking | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | $\cdots$ | $\mathrm{I}_{\mathrm{N}-1}$ | $\mathrm{I}_{\mathrm{N}}$ |
| H | $\checkmark$ | H | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | ... | $\mathrm{R}_{\mathrm{N}-2} \mathrm{R}_{\mathrm{N}-1}$ | $\mathrm{R}_{\mathrm{N}-1}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| L | $\checkmark$ |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | ... | $\mathrm{R}_{\mathrm{N}-2} \mathrm{R}_{\mathrm{N}-1}$ | $\mathrm{R}_{\mathrm{N}-1}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| X | L | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | $\mathrm{R}_{3}$ | $\ldots$ | $\mathrm{R}_{\mathrm{N}-1} \mathrm{R}_{\mathrm{N}}$ | $\mathrm{R}_{\mathrm{N}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | X | X | X | .. | $\times \quad \times$ | X | L | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | $\mathrm{R}_{3}$ | ... | $\mathrm{R}_{\mathrm{N}-1}$ | $\mathrm{R}_{\mathrm{N}}$ |  |  |  |  |  |  |  |
|  |  | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | $\ldots$ | $\mathrm{P}_{\mathrm{N}-1} \mathrm{P}_{\mathrm{N}}$ | $\mathrm{P}_{\mathrm{N}}$ | H | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | $\ldots$ | $\mathrm{P}_{\mathrm{N}-1}$ | $\mathrm{P}_{\mathrm{N}}$ | L | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | ... |  |  |
|  |  |  |  |  |  |  |  |  | X | X | X | $\ldots$ | X | X | H | L | L | L | $\ldots$ | L | L |
| L = Low Logic Level |  | el | = H | igh L | ogic | Level X | X = Irrelevan | $\mathrm{P}=$ Present State $\mathrm{R}=$ Previous State |  |  |  |  |  |  |  |  |  |  |  |  |  |

## UCQ5812AF

Dimensions in Inches
(controlling dimensions)


Dimensions in Millimeters (for reference only)


Dwg. MA-003-28 mm
NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.
2. Lead spacing tolerance is non-cumulative.
3. Lead thickness is measured at seating plane or below.

UCQ5812EPF
Dimensions in Inches (controlling dimensions)


Dimensions in Millimeters
(Based on 1" $=25.4 \mathrm{~mm}$ )


NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.
2. Lead spacing tolerance is non-cumulative.

115 Northeast Cutoff, Box 15036

## BiMOS II (Series 5800) \& DABiC IV (Series 6800) INTELLIGENT POWER INTERFACE DRIVERS SELECTION GUIDE

| Function | Output Ratings * |  | Part Number $\dagger$ |
| :---: | :---: | :---: | :---: |
| SERIAL-INPUT LATCHED DRIVERS |  |  |  |
| 8-Bit (saturated drivers) | -120 mA | $50 \mathrm{~V} \ddagger$ | 5895 |
| 8-Bit | 350 mA | 50 V | 5821 |
| 8-Bit | 350 mA | 80 V | 5822 |
| 8-Bit | 350 mA | $50 \mathrm{~V} \ddagger$ | 5841 |
| 8-Bit | 350 mA | $80 \mathrm{~V} \ddagger$ | 5842 |
| 9-Bit | 1.6 A | 50 V | 5829 |
| 10-Bit (active pull-downs) | -25 mA | 60 V | 5810-F and 6809/10 |
| 12-Bit (active pull-downs) | -25 mA | 60 V | 5811 and 6811 |
| 20-Bit (active pull-downs) | -25 mA | 60 V | 5812-F and 6812 |
| 32-Bit (active pull-downs) | -25 mA | 60 V | 5818-F and 6818 |
| 32-Bit | 100 mA | 30 V | 5833 |
| 32-Bit (saturated drivers) | 100 mA | 40 V | 5832 |
| PARALLEL-INPUT LATCHED DRIVERS |  |  |  |
| 4-Bit | 350 mA | $50 \mathrm{~V} \ddagger$ | 5800 |
| 8-Bit | -25 mA | 60 V | 5815 |
| 8-Bit | 350 mA | $50 \mathrm{~V} \ddagger$ | 5801 |
| SPECIAL-PURPOSE FUNCTIONS |  |  |  |
| Unipolar Stepper Motor Translator/Driver Addressable 28-Line Decoder/Driver | $\begin{array}{r} 1.25 \mathrm{~A} \\ 450 \mathrm{~mA} \end{array}$ | $\begin{gathered} 50 \mathrm{~V} \ddagger \\ 30 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 5804 \\ & 6817 \end{aligned}$ |

* Current is maximum specified test condition, voltage is maximum rating. See specification for sustaining voltage limits.

Negative current is defined as coming out of (sourcing) the output.
$\dagger$ Complete part number includes additional characters to indicate operating temperature range and package style.
$\ddagger$ Internal transient-suppression diodes included for inductive-load protection.

[^0]
[^0]:    Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products.

    The information included herein is believed to be accurate and
    reliable. However, Allegro MicroSystems, Inc. assumes no
    responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.

