SONY

CXP81720B/81724B

CMOS 8-bit Single Chip Microcomputer

Description

The CXP81720B/81724B is a CMOS 8-bit microcomputer which consists of A/D converter, serial interface, timer/counter, time-base timer, high-precision timing pattern generation circuit, PWM output, 32kHz timer/counter, remote control reception circuit, as well as basic configurations like 8-bit CPU, ROM, RAM and I/O port. They are integrated into a single chip.

Also CXP81720B/81724B provides sleep/stop functions which enables to lower power consumption.

100 pin QFP (Plastic) 100 pin LQFP (Plastic)



Structure

Silicon gate CMOS IC

Features

- A wide instruction set (213 instructions) which covers various types of data
  — 16-bit arithmetic/multiplication and division/Boolean bit operation instructions
- Minimum instruction cycle 250ns at 16MHz operation (4.5 to 5.5V)
  122µs at 32kHz operation (2.7 to 5.5V)
- Incorporated ROM capacity 20K bytes (CXP81720B)
  24K bytes (CXP81724B)
- Incorporated RAM capacity 800 bytes
- Peripheral functions
  - — A/D converter: 8 bits, 12 channels, successive approximation method (Conversion time of 20.0µs at 16MHz)
  - — Serial interface: Incorporated 8-bit and 8-stage FIFO, 1 channel (Auto transfer for 1 to 8 bytes) 8-bit clock sync type, 1 channel
  - — Timer: 8-bit timer, 8-bit timer/counter, 19-bit time-base timer 32kHz timer/counter
  - — High-precision timing pattern generator: PPG: maximum of 19 pins, 32 stages programmable RTG: 5 pins, 2 channels
  - — PWM/DA gate output: PWM: 12 bits, 2 channels (Repetitive frequency 62kHz/16MHz) DA gate pulse output: 12 bits, 4 channels
  - — FRC capture unit: Incorporated 26-bit and 8-stage FIFO
  - — PWM output: 14 bits, 1 channel
  - — Remote control reception circuit: 8-bit pulse measuring counter, 6-stage FIFO
- Interruption: 20 factors, 15 vectors, multi-interruption possible
- Standby mode: Sleep/stop
- Package: 100-pin plastic QFP/LQFP
- Piggyback/evaluator: CXP81800

E97737-PS

Block Diagram



Pin Assignment (Top View) 100-pin QFP package



Note) 1. NC (Pin 90) is always connected to V_{DD}.
2. Vss (Pins 41 and 88) are both connected to GND.

Pin Assignment (Top View) 100-pin LQFP package



Note) 1. NC (Pin 88) is always connected to V_{DD}.
2. Vss (Pins 39 and 86) are both connected to GND.

Pin Description

<table>
<tr><th>Symbol</th><th>I/O</th><th colspan="3">Description</th></tr>
<tr><td>PA0/PPO0
to
PA7/PPO7</td><td>Output/
Real time
output</td><td>(Port A)
8-bit output port. Data is gated with PPO contents by OR-gate and they are output.
(8 pins)</td><td colspan="2" rowspan="3">Programmable pattern generator (PPG) output.
Functions as high-precision real-time pulse output port.
(19 pins)</td></tr>
<tr><td>PB0/PPO8
to
PB7/PPO15</td><td>Output/
Real time
output</td><td>(Port B)
8-bit output port. Data is gated with PPO contents by OR-gate and they are output.
(8 pins)</td></tr>
<tr><td>PC0/PPO16
to
PC2/PPO18</td><td>I/O/
Real time
output</td><td rowspan="2">(Port C)
8-bit I/O port. I/O can be set in a unit of single bits.
Data is gated with PPO or RTO contents by OR-gate and they are output.
(8 pins)</td></tr>
<tr><td>PC3/RTO3
to
PC7/RTO7</td><td>I/O/
Real time
output</td><td colspan="2">Real-time pulse generator (RTG) output.
Functions as high-precision real-time pulse output port. (5 pins)</td></tr>
<tr><td>PD0 to PD7</td><td>I/O</td><td colspan="3">(Port D)
8-bit I/O port. I/O can be set in a unit of 4 bits.
Can drive 12mA sink current.
(8 pins)</td></tr>
<tr><td>PE0/$\overline{\text{INT0}}$</td><td>Input/input</td><td rowspan="8">(Port E)
8-bit port. Lower 2 bits are for input; upper 6 bits are for output.
(8 pins)</td><td colspan="2">Input to request external interruption.
Active at the falling edge.</td></tr>
<tr><td>PE1/$\overline{\text{EC}}$/$\overline{\text{INT2}}$</td><td>Input/input/input</td><td>External event input for timer/counter.</td><td>Input to request external interruption.
Active at the falling edge.</td></tr>
<tr><td>PE2/PWM0</td><td>Output/output</td><td colspan="2" rowspan="2">PWM outputs.
(2 pins)</td></tr>
<tr><td>PE3/PWM1</td><td>Output/output</td></tr>
<tr><td>PE4/DAA0</td><td>Output/output</td><td colspan="2" rowspan="4">DA gate pulse outputs.
(4 pins)</td></tr>
<tr><td>PE5/DAA1</td><td>Output/output</td></tr>
<tr><td>PE6/DAB0</td><td>Output/output</td></tr>
<tr><td>PE7/DAB1</td><td>Output/output</td></tr>
<tr><td>AN0 to AN3</td><td>Input</td><td colspan="3">Analog inputs to A/D converter. (12 pins)</td></tr>
<tr><td>PF0/AN4
to
PF3/AN7</td><td>Input/input</td><td colspan="2" rowspan="2">(Port F)
8-bit port. Lower 4 bits are for input; upper 4 bits are for output.
Lower 4 bits also serve as standby release input pin.
(8 pins)</td></tr>
<tr><td>PF4/AN8
to
PF7/AN11</td><td>Output/input</td></tr>
<tr><td>$\overline{\text{SCK0}}$</td><td>I/O</td><td colspan="3">Serial clock I/O (CH0).</td></tr>
<tr><td>SO0</td><td>Ouput</td><td colspan="3">Serial data output (CH0).</td></tr>
<tr><td>SI0</td><td>Input</td><td colspan="3">Serial data input (CH0).</td></tr>
<tr><td>$\overline{\text{CS0}}$</td><td>Input</td><td colspan="3">Serial chip select input (CH0).</td></tr>
</table>

Symbol	I/O	Description	
PG0 to PG5	Input	(Port G) 8-bit input port. (8 pins)	
PG6/EXI0	Input/input		External input to FRC capture unit. (2 pins)
PG7/EXI1	Input/input		
PH0 to PH7	Output	(Port H) N-ch open drain output of medium drive voltage (12V) and large current (12mA). (8 pins)	
PI1/RMC	I/O/input	(Port I) 7-bit I/O port. I/O port can be set in a unit of single bits. (7 pins)	Remote control reception circuit input.
PI2/$\overline{\text{PWM}}$	I/O/output		14-bit PWM output.
PI3/TO/ADJ	I/O/output/output		Timer/counter, 32kHz oscillation adjustment output.
PI4/$\overline{\text{INT1}}$/$\overline{\text{NMI}}$	I/O/input/input		Input to request external interruption and non maskable interruption. Active at the falling edge.
PI5/$\overline{\text{SCK1}}$	I/O/I/O		Serial clock I/O (CH1).
PI6/SO1	I/O/output		Serial data output (CH1).
PI7/SI1	I/O/input		Serial data input (CH1).
PJ0 to PJ7	I/O	(Port J) 8-bit I/O port. I/O and standby release input function can be set in a unit of single bits.	
EXTAL	Input	Connnects a crystal oscillator for system clock. When supplying the external clock, input the external clock to EXTAL pin and input opposite phase clock to XTAL pin.	
XTAL	Output		
TEX	Input	Connects a crystal oscillator for 32kHz timer/counter clock. When used as event counter, input to TEX pin and leave TX pin open.	
TX	Output		
$\overline{\text{RST}}$	Input	System reset; active at Low level.	
MP	Input	Test mode pin. Always connect to GND.	
AV_{DD}		Positive power supply of A/D converter.	
AV_{REF}	Input	Reference voltage input of A/D converter.	
AV_{SS}		GND of A/D converter.	
V_{DD}		Positive power supply.	
V_{SS}		GND. Connect both Vss pins to GND.	

Input/Output Circuit Formats for Pins

Pin	Circuit format	When reset
PA0/PPO0 to PA7/PPO7 PB0/PPO8 to PB7/PPO15 16 pins	Port A Port B 	Hi-Z
PC0/PPO16 to PC2/PPO18 PC3/RTO3 to PC7/RTO7 8 pins	Port C 	Hi-Z
PD0 to PD7 8 pins	Port D 	Hi-Z

Pin	Circuit format	When reset
PE0/$\overline{INT0}$ PE1/$\overline{EC}$/$\overline{INT2}$ 2 pins	Port E 	Hi-Z
PE2/PWM0 PE3/PWM1 PE4/DAA0 PE5/DAA1 4 pins	Port E 	Hi-Z
PE6/DAB0 PE7/DAB1 2 pins	Port E 	H level
AN0 to AN3 4 pins		Hi-Z
PF0/AN4 to PF3/AN7 4 pins	Port F 	Hi-Z

Pin	Circuit format	When reset
PF4/AN8 to PF7/AN11 4 pins	Port F 	Hi-Z
PG0 to PG5 6 pins	Port G  Note) For PG4 and PG5, CMOS Schmitt input or TTL Schmitt input can be selected with the mask option.	Hi-Z
PG6/EXI0 PG7/EXI1 2 pins	Port G 	Hi-Z
PH0 to PH7 8 pins	Port H 	Hi-Z
PI2/$\overline{\text{PWM}}$ PI3/TO/ADJ 2 pins	Port I 	Hi-Z

PIn	Circuit format	When reset
PI1/RMC PI4/INT1/NMI PI7/SI1 3 pins	Port I 	Hi-Z
PI5/SCK1 PI6/SO1 2 pins	Port I 	Hi-Z
PJ0 to PJ7 8 pins	Port J 	Hi-Z
CS0 SI0 2 pins		Hi-Z
SO0 1 pin		Hi-Z

PIn	Circuit format	When reset
$\overline{\text{SCK0}}$ 1 pin		Hi-Z
EXTAL XTAL 2 pins	 • Diagram shows the circuit composition during oscillation. • Feedback resistor is removed during stop mode. XTAL becomes High level.	Oscillation
TEX TX 2 pins	 • Diagram shows the circuit composition during oscillation. • Feedback resistor is removed during oscillation circuit stop by software. At this time TEX pin outputs Low level and TX pin outputs High level.	Oscillation
$\overline{\text{RST}}$ 1 pin		L level

Absolute Maximum Ratings (Vss = 0V)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V_{DD}	–0.3 to +7.0	V	
	AV_{DD}	AVss to +7.0*1	V	
	AV_{SS}	–0.3 to +0.3	V	
Input voltage	V_{IN}	–0.3 to +7.0*2	V	
Output voltage	V_{OUT}	–0.3 to +7.0*2	V	
Medium drive output voltage	V_{OUTP}	–0.3 to +15.0	V	Port H pin
High level output current	I_{OH}	–5	mA	
High level total output current	$\sum I_{OH}$	–50	mA	Total of all output pins
Low level output current	I_{OL}	15	mA	Ports excluding large current outputs
	I_{OLC}	20	mA	Large current outputs*3
Low level total output current	$\sum I_{OL}$	130	mA	Total of all output pins
Operating temperature	Topr	–20 to +75	°C	
Storage temperature	Tstg	–55 to +150	°C	
Allowable power dissipation	P_D	600	mW	QFP package type
		380		LQFP package type

*1 AV_{DD} and V_{DD} should be set to the same voltage.

*2 V_{IN} and V_{OUT} should not exceed V_{DD} + 0.3V.

*3 The large current drive transistors are the N-CH transistors of the PD and PH ports.

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

Recommended Operating Conditions (Vss=0V)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V_{DD}	4.5	5.5	V	Guaranteed operation range for 1/2 and 1/4 frequency dividing clocks
		3.5	5.5		Guaranteed operation range for 1/16 frequency dividing clock and sleep mode
		2.7	5.5		Guaranteed operation range by TEX clock
		2.5	5.5		Guaranteed data hold range during stop mode
Analog voltage	AV_{DD}	4.5	5.5	V	*1
High level input voltage	V_{IH}	0.7V_{DD}	V_{DD}	V	*2
	V_{IHS}	0.8V_{DD}	V_{DD}	V	CMOS Schmitt input*3
	V_{IHTS}	2.2	V_{DD}	V	TTL Schmitt input*4
	V_{IHEX}	V_{DD} – 0.4	V_{DD} + 0.3	V	EXTAL pin*5 TEX pin*6
Low level input voltage	V_{IL}	0	0.3V_{DD}	V	*2
	V_{ILS}	0	0.2V_{DD}	V	CMOS Schmitt input*3
	V_{ILTS}	0	0.8	V	TTL Schmitt input*4
	V_{ILEX}	–0.3	0.4	V	EXTAL pin*5 TEX pin*6
Operating temperature	Topr	–20	+75	°C	

*1 AV_{DD} and V_{DD} should be set to the same voltage.

*2 Normal input port (PC, PD, PE0, PE1, PF0 to PF3, PG, PI and PJ pins), MP pin.

*3 $\overline{CS0}$, SI0, $\overline{SCK0}$, $\overline{RST}$, $\overline{INT0}$, $\overline{EC}$/$\overline{INT2}$, PG (For PG4 and PG5, when CMOS Schmitt input is selected with mask option), RMC, $\overline{INT1}$/$\overline{NMI}$, $\overline{SCK1}$ and SI1 pins.

*4 PG4 and PG5 pins (When TTL Schmitt input is selected with mask option)

*5 Specifies only when the external clock is input.

*6 Specifies only when the event count clock is input.

Electrical Characteristics

DC Characteristics (V_{DD} = 4.5 to 5.5V) (Ta = –20 to +75°C, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	V_{OH}	PA to PD, PE2 to PE7, PF4 to PF7, PH (V_{OL} only) PI1 to PI7 PJ, SO0, $\overline{SCK0}$	V_{DD} = 4.5V, I_{OH} = –0.5mA	4.0			V
			V_{DD} = 4.5V, I_{OH} = –1.2mA	3.5			V
Low level output voltage	V_{OL}		V_{DD} = 4.5V, I_{OL} = 1.8mA			0.4	V
			V_{DD} = 4.5V, I_{OL} = 3.6mA			0.6	V
		PD, PH	V_{DD} = 4.5V, I_{OL} = 12.0mA			1.5	V
Input current	I_{IHE}	EXTAL	V_{DD} = 5.5V, V_{IH} = 5.5V	0.5		40	µA
	I_{ILE}		V_{DD} = 5.5V, V_{IL} = 0.4V	–0.5		–40	µA
	I_{IHT}	TEX	V_{DD} = 5.5V, V_{IH} = 5.5V	0.1		10	µA
	I_{ILT}		V_{DD} = 5.5V, V_{IL} = 0.4V	–0.1		–10	µA
	I_{ILR}	$\overline{RST}$*1		–1.5		–400	µA
I/O leakage current	I_{IZ}	PA to PG, PI, PJ, MP AN0 to AN3, $\overline{CS0}$, SI0, SO0 $\overline{SCK0}$, $\overline{RST}$*1	V_{DD} = 5.5V, V_I = 0, 5.5V			±10	µA
Open drain output leakage current (in N-ch Tr OFF state)	I_{LOH}	PH	V_{DD} = 5.5V V_{OH} = 12V			50	µA
Supply current*2	I_{DD1}	V_{DD}	1/2 frequency dividing clock operation, V_{DD} = 5.5V, 16MHz crystal oscillation (C_1 = C_2 = 15pF)		22	45	mA
	I_{DDS1}		1/2 frequency dividing clock operation, V_{DD} = 3V, 32kHz crystal oscillation and termination of 16MHz crystal oscillation (C_1 = C_2 = 47pF)		35	100	µA
	I_{DD2}		Sleep mode, V_{DD} = 5.5V, 16MHz crystal oscillation (C_1 = C_2 = 15pF)		1.1	8	mA
	I_{DDS2}		Sleep mode, V_{DD} = 3V, 32kHz crystal oscillation, termination of 16MHz crystal oscillation (C_1 = C_2 = 47pF)		9	30	µA
	I_{DDS3}		Stop mode V_{DD} = 5.5V, termination of 16MHz and 32kHz crystal oscillation			10	µA
Input capacity	C_{IN}	Other than V_{DD}, Vss, AV_{DD}, and AVss	Clock 1MHz 0V for no-measured pins		10	20	pF

*1 $\overline{RST}$ pin specifies the input current when the pull-up resistor is selected, and specifies leakage current when non-resistor is selected.

*2 When entire output pins are open.

AC Characteristics

(1) Clock timing

(Ta = –20 to +75°C, V_{DD} = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
System clock frequency	f_C	XTAL EXTAL	Fig. 1, Fig. 2	1	16	MHz
System clock input pulse width	t_{XL}, t_{XH}	EXTAL	Fig. 1, Fig. 2 External clock drive	28		ns
System clock input rise and fall times	t_{CR}, t_{CF}	EXTAL	Fig. 1, Fig. 2 External clock drive		200	ns
Event count input clock pulse width	t_{EH}, t_{EL}	$\overline{EC}$	Fig. 3	4tsys*1		ns
Event count input clock rise and fall times	t_{ER}, t_{EF}	$\overline{EC}$	Fig. 3		20	ns
System clock frequency	f_C	TEX TX	Fig. 2 V_{DD} = 2.7 to 5.5V (32kHz clock applied condition)	32.768		kHz
Event count input clock pulse width	t_{TL}, t_{TH}	TEX	Fig. 3	10		µs
Event count input clock rise and fall times	t_{TR}, t_{TF}	TEX	Fig. 3		20	ms

*1 tsys indicates three values according to the contents of the clock control register (CLC: 00FEh) upper 2 bits (CPU clock selection).
tsys [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Fig. 1. Clock timing



Fig. 2. Clock applied condition



Fig. 3. Event count clock timing



(2) Serial transfer (CH0) (Ta = –20 to +75°C, V_{DD} = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
$\overline{CS0}\downarrow \rightarrow \overline{SCK0}$ delay time	t_{DCSK}	$\overline{SCK0}$	Chip select transfer mode ($\overline{SCK0}$ = output mode)		tsys + 200	ns
$\overline{CS0}\uparrow \rightarrow \overline{SCK0}$ float delay time	t_{DCSKF}	$\overline{SCK0}$	Chip select transfer mode ($\overline{SCK0}$ = output mode)		tsys + 200	ns
$\overline{CS0}\downarrow \rightarrow$ SO0 delay time	t_{DCSO}	SO0	Chip select transfer mode		tsys + 200	ns
$\overline{CS0}\uparrow \rightarrow$ SO0 float delay time	t_{DCSOF}	SO0	Chip select transfer mode		tsys + 200	ns
$\overline{CS0}$ High level width	t_{WHCS}	$\overline{CS0}$	Chip select transfer mode	tsys + 200		ns
$\overline{SCK0}$ cycle time	t_{KCY}	$\overline{SCK0}$	Input mode	2tsys + 200		ns
			Output mode	16000/fc		ns
$\overline{SCK0}$ High and Low level widths	t_{KH} t_{KL}	$\overline{SCK0}$	Input mode	tsys + 100		ns
			Output mode	8000/fc – 50		ns
SI0 input setup time (for $\overline{SCK0}\uparrow$)	t_{SIK}	SI0	$\overline{SCK0}$ input mode	100		ns
			$\overline{SCK0}$ output mode	200		ns
SI0 input hold time (for $\overline{SCK0}\uparrow$)	t_{KSI}	SI0	$\overline{SCK0}$ input mode	tsys + 200		ns
			$\overline{SCK0}$ output mode	100		ns
$\overline{SCK0}\downarrow \rightarrow$ SO0 delay time	t_{KSO}	SO0	$\overline{SCK0}$ input mode		tsys + 200	ns
			$\overline{SCK0}$ output mode		100	ns

Note 1) tsys indicates three values according to the contents of the clock control register (CLC: 00FE$_h$) upper 2 bits (CPU clock selection).

tsys [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) The load of $\overline{SCK0}$ output mode and SO0 output delay time is 50pF + 1TTL.

Fig. 4. Serial transfer CH0 timing



Serial transfer (CH1) (Ta = –20 to +75°C, V_{DD} = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
$\overline{SCK1}$ cycle time	t_{KCY}	$\overline{SCK1}$	Input mode	1000		ns
			Output mode	16000/fc		ns
$\overline{SCK1}$ High and Low level widths	t_{KH} t_{KL}	$\overline{SCK1}$	Input mode	400		ns
			Output mode	8000/fc – 50		ns
SI1 input setup time (for $\overline{SCK1}$ ↑)	t_{SIK}	SI1	$\overline{SCK1}$ input mode	100		ns
			$\overline{SCK1}$ output mode	200		ns
SI1 input hold time (for $\overline{SCK1}$ ↑)	t_{KSI}	SI1	$\overline{SCK1}$ input mode	200		ns
			$\overline{SCK1}$ output mode	100		ns
$\overline{SCK1}$ ↓ → SO1 delay time	t_{KSO}	SO1	$\overline{SCK1}$ input mode		200	ns
			$\overline{SCK1}$ output mode		100	ns

Note) The load of $\overline{SCK1}$ output mode and SO1 output delay time is 50pF + 1TTL.

Fig. 5. Serial transfer CH1 timing



(3) A/D converter characteristics (Ta = –20 to +75°C, V_{DD} = AV_{DD} = 4.5 to 5.5V, AV_{REF} = 4.0 to AV_{DD}, V_{SS} = AV_{SS} = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta = 25°C V_{DD} = AV_{DD} = AV_{REF} = 5.0V V_{SS} = AV_{SS} = 0V			±1	LSB
Absolute error						±2	LSB
Conversion time	t_{CONV}			160/f_{ADC}*1			µs
Sampling time	t_{SAMP}			12/f_{ADC}*1			µs
Reference input voltage	V_{REF}	AV_{REF}		AV_{DD} – 0.5		AV_{DD}	V
Analog input voltage	V_{IAN}	AN0 to AN11		0			V
AV_{REF} current	I_{REF}	AV_{REF}	Operating mode		0.6	1.0	mA
	I_{REFS}		Sleep mode Stop mode 32kHz operating mode			10	µA

Fig. 6. Definitions of A/D converter terms



*1 The value of f_{ADC} is as follows by selecting ADC operation clock (MSC: Address 01FFh bit 0).
When PS2 is selected, f_{ADC} = fc/2
When PS1 is selected, f_{ADC} = fc

(4) Interruption, reset input (Ta = –20 to +75°C, V_{DD} = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
External interruption High and Low level widths	t_{IH} t_{IL}	$\overline{INT0}$ $\overline{INT1}$ $\overline{INT2}$ $\overline{NMI}$ PJ0 to PJ7		1		µs
Reset input low level width	t_{RSL}	$\overline{RST}$		32/fc		µs

Fig. 7. Interruption input timing



Fig. 8. Reset input timing



(5) Others (Ta = –20 to +75°C, V_{DD} = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
EXI input High and Low level widths	t_{EIH} t_{EIL}	EXI0 EXI1	tsys = 2000/fc	tsys + 200		ns

Note) tsys indicates three values according to the contents of the clock control register (CLC: 00FE$_h$) upper 2 bits (CPU clock selection).
tsys [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")
t_{FRC} [ns] = 1000/fc

Fig. 9. Other timings



Appendix

Fig. 10. Recommended oscillation circuit



Manufacturer	Model	fc (MHz)	C_1 (pF)	C_2 (pF)	Rd (Ω)	Circuit example
RIVER ELETEC CO., LTD.	HC-49/U03	8.00	10	10	0	(i)
		10.00				
		12.00	5	5		
		16.00				
KINSEKI LTD.	HC-49/U (-S)	8.00	16	12	0	(i)
		10.00	16	12		
		12.00	12	12		
		16.00	12	12		
	P3	32.768kHz	30	18	470k	(ii)

Models with an asterisk (*) have the built-in ground capacitance (C_1, C_2).

Mask option table

Item	Content	
Reset pin pull-up resistor	Non-existent	Existent
Input circuit format*1	CMOS Schmitt	TTL Schmitt

*1 The input circuit format can be selected each for PG4 pin and PG5 pin.

Characteristics Curve

IDD vs. VDD

(fc = 16MHz, Ta = 25°C, Typical)



IDD vs. fc

(VDD = 5V, Ta = 25°C, Typical)



Package Outline Unit: mm

100PIN QFP (PLASTIC)



PACKAGE STRUCTURE

SONY CODE	QFP-100P-L01
EIAJ CODE	∗QFP100-P-1420-A
JEDEC CODE	————

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	1.4g

100PIN LQFP (PLASTIC)



NOTE: Dimension "∗" does not include mold protrusion.

PACKAGE STRUCTURE

SONY CODE	LQFP-100P-L01
EIAJ CODE	∗QFP100-P-1414-A
JEDEC CODE	————

PACKAGE MATERIAL	EPOXY/PHENOL RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	————