# Sipex

SP6132

Wide Input, 300KHz Synchronous PWM Controller

FEATURES

- 3V to 12V Step Down Achieved Using Dual Input
- 2A to 15A Ouput Capability
- Highly Integrated Design, Minimal Components
- UVLO Detects Both V_{CC} and V_{IN}
- Short Circuit Protection with Auto-Restart
- On-Board 1.5Ω sink (2Ω source) NFET Drivers
- Wide BW Amp Allows Type II or III Compensation
- Programmable Soft Start
- Fast Transient Response
- High Efficiency: Greater than 95% Possible
- A Synchronous Start-Up into a Pre-Charged Output
- Small 10-Pin MSOP Package

| Pin			Pin
V_{CC}	1	10	BST
GL	2	9	GH
GND	3	8	SWN
V_{FB}	4	7	SS
COMP	5	6	UVIN

SP6132
10 Pin MSOP

Now Available in Lead Free Packaging

DESCRIPTION

The SP6132 is wide input, synchronous step-down switching controller optimized for high efficiency. The part is designed to be especially attractive for dual supply, 12V step down with 5V used to power the controller. This lower V_{CC} voltage minimizes power dissipation in the part. The SP6132 is designed to drive a pair of external NFETs using a fixed 300kHz frequency, PWM voltage mode architecture. Protection features include UVLO, thermal shutdown and output short circuit protection. The SP6132 is available in the cost and space saving 10-pin MSOP.

TYPICAL APPLICATION CIRCUIT

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V_{CC} 7V
BST 22V
BST-SWN .... -0.3V to 7V
SWN .... -1V to 15V
GH .... -0.3V to BST+0.3V
GH-SWN 7V
All other pins .... -0.3V to V_{CC}+0.3V

Peak Output Current < 10us
GH,GL 2A

Storage Temperature .... -65°C to 150°C
Power Dissipation 1W
Lead Temperature (Soldering, 10 sec) .... 300°C
ESD Rating .... 2kV HBM
Thermal Resistance .... 41.9°C/W

Unless otherwise specified: 0°C < T_{AMB} < 70°C, 4.5V < V_{CC} < 5.5V, BST=V_{CC},SWN = GND = 0V, UVIN = 3.0V, CV_{CC} = 10μF, C_{COMP} = 0.1μF, CGH = CGL = 3.3nF, C_{SS} = 50nF, Typical measured at V_{CC}=5V. The ♦ denotes the specifications which apply over the -40°C to 85°C temperature range, unless otherwise specified.

| PARAMETER	MIN	TYP	MAX	UNITS		CONDITIONS
QUIESCENT CURRENT						
V_{CC} Supply Current		1.5	3	mA	♦	V_{FB} =0.9V (No switching)
BST Supply Current		0.2	0.4	mA	♦	V_{FB} =0.9V (No switching)
PROTECTION: UVLO						
V_{CC} UVLO Start Threshold	4.00	4.25	4.5	V		
V_{CC} UVLO Hysteresis	100	200	300	mV		
UVIN Start Threshold	2.3	2.5	2.65	V		
UVIN Hysteresis	200	300	400	mV		
UVIN Input Current			1	μA		UVIN =3.0V
ERROR AMPLIFIER REFERENCE						
Error Amplifier Reference	0.792	0.800	0.808	V		2X Gain Config., Measure VFB; V_{CC} = 5V, T=25ºC
Error Amplifier Reference Over Line and Temperature	0.788	0.800	0.812	V	♦	
Error Amplifier Transconductance		6		ms		
Error Amplifier Gain		60		dB		No Load
COMP Sink Current		150		μA		V_{FB} = 0.9V, COMP = 0.9V
COMP Source Current		150		μA		V_{FB} = 0.7V, COMP = 2.2V
V_{FB} Input Bias Current		50	200	nA	♦	V_{FB} = 0.8V
Internal Pole		4		MHz		
COMP Clamp		2.5		V		V_{FB}=0.7V, T_A = 25°C
COMP Clamp Temp. Coefficient		-2		mV/°C		
CONTROL LOOP: PWM COMPARATOR, RAMP & LOOP DELAY PATH						
Ramp Amplitude	0.92	1.1	1.28	V	♦	
RAMP Offset		1.1		V		T_A = 25°C, RAMP COMP until GH starts switching
RAMP Offset Temp. Coefficient		-2		mV/°C		
GH Minimum Pulse Width		90	180	ns		
Maximum Controllable Duty Ratio	92	97		%	♦	Maximum Duty Ratio Measured just before pulse skipping begins
Maximum Duty Ratio	100			%		Valid for 20 Cycles
Internal Oscillator Frequency	240	300	360	kHz	♦	

Unless otherwise specified: 0°C < T_{AMB} < 70°C, 4.5V < V_{CC} < 5.5V, BST=V_{CC},SWN = GND = 0V, UVIN = 3.0V, CV_{CC} = 10μF, C_{COMP} = 0.1μF, CGH = CGL = 3.3nF, C_{SS} = 50nF, Typical measured at V_{CC}=5V. The ♦ denotes the specifications which apply over the -40°C to 85°C temperature range, unless otherwise specified.

PARAMETER	MIN	TYP	MAX	UNITS		CONDITIONS
TIMERS: SOFTSTART						
SS Charge Current:		10		μA		
SS Discharge Current:	1			mA	♦	Fault Present, SS = 0.2V
PROTECTION: SHORT CIRCUIT & THERMAL						
Short Circuit Threshold Voltage	0.2	0.25	0.3	V		Measured V_{REF} (0.8V) - V_{FB}
Hiccup Timeout		200		ms		V_{FB} = 0.5V
Number of Allowable Clock Cycles at 100% Duty Cycle		20		Cycles		V_{FB} = 0.7V
Minimum GL Pulse After 20 Cycles		0.5		Cycles		V_{FB} = 0.7V
Thermal Shutdown Temperature		145		°C		
Thermal Recovery Temperature		135		°C		
Thermal Hysteresis		10		°C		
OUTPUT: NFET GATE DRIVERS						
GH & GL Rise Times		35	50	ns	♦	Measured 10% to 90%
GH & GL Fall Times		30	40	ns	♦	Measured 90% to 10%
GL to GH Non Overlap Time		45	70	ns	♦	GH & GL Measured at 2.0V
SWN to GL Non Overlap Time		25	40	ns	♦	Measured SWN = 100mV to GL = 2.0V
GH & GL Pull Down Resistance	15	50	85	KΩ	♦	
Driver Pull Down Resistance		1.5	1.9	Ω	♦	Note 1
Driver Pull Up Resistance		2.5	3.0	Ω	♦	Note 1

PIN DESCRIPTION

PIN #	PIN NAME	DESCRIPTION
1	V_{CC}	Bias Supply Input. Connect to external 5V supply. Used to power internal circuits and low side gate driver.
2	GL	High current driver output for the low side NFET switch. It is always low if GH is high or during a fault. Resistor pull down ensure low state at low voltage.
3	GND	Ground Pin. The control circuitry of the IC and lower power driver are referenced to this pin. Return separately from other ground traces to the (-) terminal of C_{OUT}.
4	V_{FB}	Feedback Voltage and Short Circuit Detection pin. It is the inverting input of the Error Amplifier and serves as the output voltage feedback point for the Buck Converter. The output voltage is sensed and can be adjusted through an external resistor divider. Whenever V_{FB} drops 0.25V below the positive reference, a short circuit fault is detected and the IC enters hiccup mode.
5	COMP	Output of the Error Amplifier. It is internally connected to the inverting input of the PWM comparator. An optimal filter combination is chosen and connected to this pin and either ground or V_{FB} to stabilize the voltage mode loop.
6	UVIN	UVLO input for V_{IN} voltage. Connect a resistor divider between V_{IN} and UVIN to set minimum operating voltage.
7	SS	Soft Start. Connect an external capacitor between SS and GND to set the soft start rate based on the 10μA source current. The SS pin is held low via a 1mA (min) current during all fault conditions.
8	SWN	Lower supply rail for the GH high-side gate driver. Connect this pin to the switching node at the junction between the two external power MOSFET transistors.
9	GH	High current driver output for the high side NFET switch. It is always low if GL is high or during a fault. Resistor pull down ensure low state at low voltage.
10	BST	High side driver supply pin. Connect BST to the external boost diode and capacitor as shown in the Typical Application Circuit on page 1. High side driver is connected between BST pin and SWN pin.

COMP 5

100% Protection Logic

PWM LOOP

PULSES CLR
COUNT 20
CLOCK   CLK

FAULT

V_{CC}

VFBINT

Gm ERROR AMPLIFIER

V_{FB} 4

V_{CC}

VPOS

Gm

FAULT

V_{CC}

10 µA

SS 7

SOFTSTART INPUT

POS REF

FAULT

V_{CC} 1

REFERENCE
CORE

0.8V

REF OK

FAULT

RESET
DOMINANT

R   Q   QPWM

S

RAMP = 1.1V

300 kHz
CLK

CLOCK PULSE GENERATOR

0.4 V

1.7 V

SS

1.7 V

GL HOLD OFF

ASYNC. STARTUP
COMPARATOR

BST 10

SYNCHRONOUS
DRIVER

GH 9

SWN 8

GL 2

GND 3

THERMAL
SHUTDOWN

145 °C ON
135 °C OFF

SET
DOMINANT

S

Q

HICCUP FAULT

0.25 V

SHORT CIRCUIT
DETECTION

VPOS

VFBINT

R

REF OK

VCC

4.25 V ON
4.05 V OFF

VCC UVLO

POWER FAULT

FAULT

2.50 VON
2.20 V OFF

VIN UVLO

CLK

COUNTER

200ms Delay

CLR

REF OK

UVIN 6

THERMAL AND SHORT CIRCUIT PROTECTION

UVLO COMPARATORS

General Overview

The SP6132 is a fixed frequency, voltage mode, synchronous PWM controller optimized for high efficiency. The part has been designed to be especially attractive for split plane applications utilizing 5V to power the controller and 3V to 12V for step down conversion.

The heart of the SP6132 is a wide bandwidth transconductance amplifier designed to accommodate Type II and Type III compensation schemes. A precision 0.8V reference present on the positive terminal of the error amplifier permits the programming of the output voltage down to 0.8V via the V_{FB} pin. The output of the error amplifier, COMP, compared to a 1.1V peak-to-peak ramp is responsible for trailing edge PWM control. This voltage ramp and PWM control logic are governed by the internal oscillator that accurately sets the PWM frequency to 300kHz.

The SP6132 contains two unique control features that are very powerful in distributed applications. First, asynchronous driver control is enabled during start up to prohibit the low side NFET from pulling down the output until the high side NFET has attempted to turn on. Second, a 100% duty cycle timeout ensures that the low side NFET is periodically enhanced during extended periods at 100% duty cycle. This guarantees the synchronized refreshing of the BST capacitor during very large duty ratios.

The SP6132 also contains a number of valuable protection features. A programmable input (V_{IN}) UVLO allows a user to set the exact value at which the conversion voltage is at a safe point to begin down conversion, and an internal V_{CC} UVLO ensures that the controller itself has enough voltage to properly operate. Other pro-

tection features include thermal shutdown and short-circuit detection. In the event that either a thermal, short-circuit, or UVLO fault is detected, the SP6132 is forced into an idle state where the output drivers are held off for a finite period before a re-start is attempted.

Soft Start

"Soft Start" is achieved when a power converter ramps up the output voltage while controlling the magnitude of the input supply source current. In a modern step down converter, ramping up the positive terminal of the error amplifier controls soft start. As a result, excess source current can be defined as the current required to charge the output capacitor.

$$IV_{IN} = C_{OUT} * DV_{OUT} / DTSoft\text{-}start$$

The SP6132 provides the user with the option to program the soft start rate by tying a capacitor from the SS pin to GND. The selection of this capacitor is based on the 10uA pull up current present at the SS pin and the 0.8V reference voltage. Therefore, the excess source can be redefined as:

$$IV_{IN} = C_{OUT} * DV_{OUT} *10\mu A / (C_{SS} * 0.8V)$$

Under Voltage Lock Out (UVLO)

The SP6132 contains two separate UVLO comparators to monitor the bias (V_{CC}) and conversion (V_{IN}) voltages independently. The V_{CC} UVLO threshold is internally set to 4.25V, whereas the V_{IN} UVLO threshold is programmable through the UVIN pin. When the UVIN pin is greater than 2.5V, the SP6132 is permitted to start up pending the removal of all other faults. Both the V_{CC} and V_{IN} UVLO comparators have been designed with hysteresis to prevent noise from resetting a fault.

Thermal and Short-Circuit Protection

Because the SP6132 is designed to drive large NFETs running at high current, there is a chance that either the controller or power converter will become too hot. Therefore, an internal thermal shutdown (145°C) has been included to prevent the IC from malfunctioning at extreme temperatures.

A short-circuit detection comparator has also been included in the SP6132 to protect against the accidental short or sever build up of current at the output of the power converter. This comparator constantly monitors the positive and negative terminals of the error amplifier, and if the V_{FB} pin ever falls more than 250mV (typical) below the positive reference, a short-circuit fault is set. Because the SS pin overrides the internal 0.8V reference during soft start, the SP6132 is capable of detecting short-circuit faults throughout the duration of soft start as well as in regular operation.

Handling of Faults:

Upon the detection of power (UVLO), thermal, or short-circuit faults, the SP6132 is forced into an idle state where the SS and COMP pins are pulled low and the gate drivers are held off. In the event of UVLO fault, the SP6132 remains in this idle state until the UVLO fault is removed. Upon the detection of a thermal or shor-circuit fault, an internal 200ms (typical) timer is activated. In the event of a short-circuit fault, a restart is attempted immediately after the 200ms timeout expires. Wereas, when a thermal fault is detected the 200ms delay continuously recycles and a re-start cannot be attempted until the thermal fault is removed and the timer expires.

Error Amplifier and Voltage Loop

As stated before, the heart of the SP6132 voltage error loop is a high performance, wide bandwidth transconductance amplifier. Because of the amplifier's current limited (+/-150μA)

transconductance, there are many ways to compensate the voltage loop or to control the COMP pin externally. If a simple, single pole, single zero response is required, then compensation can be a simple as an RC to ground. If a more complex compensation is required, then the amplifier has enough bandwidth (45° at 4 MHz) and enough gain (60dB) to run Type III compensation schemes with adequate gain and phase margins at cross over frequencies greater than 50kHz.

The common mode output of the error amplifier is 0.9V to 2.2V. Therefore, the PWM voltage ramp has been set between 1.1V and 2.2V to ensure proper 0% to 100% duty cycle capability. The voltage loop also includes two other very important features. One is an asynchronous start up mode. Basically, the GL driver can not turn on unless the GH driver has attempted to turn on or the SS pin has exceeded 1.7V. This feature prevents the controller from "dragging down" the output voltage during startup or in fault modes. The second feature is a 100% duty cycle timeout that ensures synchronized refreshing of the BST capacitor at very high duty ratios. In the event that the GH driver is on for 20 continuous clock cycles, a reset is given to the PWM flip flop half way through the 21st cycle. This forces GL to rise for the remainder of the cycle, in turn refreshing the BST capacitor.

Gate Drivers

The SP6132 contains a pair of powerful 2Ω SOURCE and 1.5Ω SINK drivers. These state of the art drivers are designed to drive external NFETs capable of handling up to 30A. Rise, fall, and non-overlap times have all been minized to achieve maximum efficiency. All drive pins GH, GL & SWN are monitored continuously to ensure that only one external NFET is ever on at any given time.

GATE DRIVER TEST CONDITIONS

Inductor Selection

There are many factors to consider in selecting the inductor including cost, efficiency, size and EMI. In a typical SP6132 circuit, the inductor is chosen primarily for value, saturation current and DC resistance. Increasing the inductor value will decrease output voltage ripple, but degrade transient response. Low inductor values provide the smallest size, but cause large ripple currents, poor efficiency and more output capacitance to smooth out the larger ripple current. The inductor must also be able to handle the peak current at the switching frequency without saturating, and the copper resistance in the winding should be kept as low as possible to minimize resistive power loss. A good compromise between size, loss and cost is to set the inductor ripple current to be within 20% to 40% of the maximum output current.

The switching frequency and the inductor operating point determine the inductor value as follows:

$$L = \frac{V_{OUT}(V_{IN(max)} - V_{OUT})}{V_{IN(max)} \ F_S \ K_r \ I_{OUT(max)}}$$

where:

F_S = switching frequency

K_r = ratio of the ac inductor ripple current to the maximum output current

The peak to peak inductor ripple current is:

$$I_{PP} = \frac{V_{OUT}(V_{IN(max)} - V_{OUT})}{V_{IN(max)} \ F_S \ L}$$

Once the required inductor value is selected, the proper selection of core material is based on peak inductor current and efficiency requirements. The core must be large enough not to saturate at the peak inductor current

$$I_{PEAK} = I_{OUT(max)} + \frac{I_{PP}}{2}$$

and provide low core loss at the high switching frequency. Low cost powdered iron cores have a gradual saturation characteristic but can introduce considerable ac core loss, especially when the inductor value is relatively low and the ripple current is high. Ferrite materials, on the other hand, are more expensive and have an abrupt saturation characteristic with the inductance dropping sharply when the peak design current is exceeded. Nevertheless, they are preferred at high switching frequencies because they present very low core loss and the design only needs to prevent saturation. In general, ferrite or molypermalloy materials are better choice for all but the most cost sensitive applications.

The power dissipated in the inductor is equal to the sum of the core and copper losses. To minimize copper losses, the winding resistance needs to be minimized, but this usually comes at the expense of a larger inductor. Core losses have a more significant contribution at low output current where the copper losses are at a minimum, and can typically be neglected at higher output currents where the copper losses dominate. Core loss information is usually available from the magnetic vendor.

The copper loss in the inductor can be calculated using the following equation:

$$P_{L(Cu)} = I_{L(RMS)}^2 \ R_{WINDING}$$

where $I_{L(RMS)}$ is the RMS inductor current that can be calculated as follows:

$$I_{L(RMS)} = I_{OUT(max)}\sqrt{1 + \frac{1}{3}\left(\frac{I_{PP}}{I_{OUT(max)}}\right)^2}$$

Output Capacitor Selection

The required ESR (Equivalent Series Resistance) and capacitance drive the selection of the type and quantity of the output capacitors. The ESR must be small enough that both the resistive voltage deviation due to a step change in the load current and the output ripple voltage do not exceed the tolerance limits expected on the output voltage. During an output load transient, the output capacitor must supply all the additional current demanded by the load until the SP6132CU adjusts the inductor current to the new value.

Therefore the capacitance must be large enough so that the output voltage is help up while the inductor current ramps up or down to the value corresponding to the new load current. Additionally, the ESR in the output capacitor causes a step in the output voltage equal to the current. Because of the fast transient response and inherent 100% and 0% duty cycle capability provided by the SP6132CU when exposed to output load transient, the output capacitor is typically chosen for ESR, not for capacitance value.

The output capacitor's ESR, combined with the inductor ripple current, is typically the main contributor to output voltage ripple. The maximum allowable ESR required to maintain a specified output voltage ripple can be calculated by:

$$RESR \leq \frac{\Delta V_{OUT}}{I_{PK-PK}}$$

where:

ΔV_{OUT} = Peak to Peak Output Voltage Ripple

I_{PK-PK} = Peak to Peak Inductor Ripple Current

The total output ripple is a combination of the ESR and the output capacitance value and can be calculated as follows:

$$\Delta V_{OUT} = \sqrt{\left(\frac{I_{PP}\,(1-D)}{C_{OUT}F_S}\right)^2 + (I_{PP}R_{ESR})^2}$$

where:

F_S = Switching Frequency

D = Duty Cycle

C_{OUT} = Output Capacitance Value

Input Capacitor Selection

The input capacitor should be selected for ripple current rating, capacitance and voltage rating. The input capacitor must meet the ripple current requirement imposed by the switching current. In continuous conduction mode, the source current of the high-side MOSFET is approximately a square wave of duty cycle V_{OUT}/V_{IN}. Most of this current is supplied by the input bypass capacitors. The RMS value of input capacitor current is determined at the maximum output current and under the assumption that the peak to peak inductor ripple current is low, it is given by:

$$I_{CIN(rms)} = I_{OUT(max)}\,\sqrt{D(1 - D)}$$

The worse case occurs when the duty cycle D is 50% and gives an RMS current value equal to $I_{OUT}/2$.

Select input capacitors with adequate ripple current rating to ensure reliable operation.

The power dissipated in the input capacitor is:

$$P_{CIN} = I_{CIN(rms)}^2\,R_{ESR(CIN)}$$

This can become a significant part of power losses in a converter and hurt the overall energy transfer efficiency. The input voltage ripple primarily depends on the input capacitor ESR and capacitance. Ignoring the inductor ripple current, the input voltage ripple can be determined by:

$$\Delta V_{IN} = I_{out(max)}\,R_{ESR(CIN)} + \frac{I_{OUT(MAX)}V_{OUT}(V_{IN} - V_{OUT})}{F_S C_{IN} V_{IN}^2}$$

where:

The capacitor type suitable for the output capacitors can also be used for the input capacitors.

However, exercise extra caution when tantalum capacitors are considered. Tantalum capacitors are known for catastrophic failure when exposed to surge current, and input capacitors are prone to such surge current when power supplies are connected "live" to low impedance power sources.

MOSFET Selection

The losses associated with MOSFETs can be divided into conduction and switching losses. Conduction losses are related to the on resistance of MOSFETs, and increase with the load current. Switching losses occur on each on/off transition when the MOSFETs experience both high current and voltage. Since the bottom MOSFET switches current from/to a paralleled diode (either its own body diode or a Schottky diode), the voltage across the MOSFET is no more than 1V during switching transition. As a result, its switching losses are negligible. The switching losses are difficult to quantify due to all the variables affecting turn on/off time. However, the following equation provides an approximation on the switching losses associated with the top MOSFET driven by SP6132.

$$P_{SH(\max)} = 12 C_{rss} V_{IN(\max)} I_{OUT(\max)} F_S$$

where

C_{rss} = reverse transfer capacitance of the top MOSFET

Switching losses need to be taken into account for high switching frequency, since they are directly proportional to switching frequency. The conduction losses associated with top and bottom MOSFETs are determined by:

$$P_{CH(\max)} = R_{DS(ON)} I_{OUT(\max)}^2 D$$

$$P_{CL(\max)} = R_{DS(ON)} I_{OUT(\max)}^2 (1 - D)$$

where

$P_{CH(max)}$ = conduction losses of the high side MOSFET

$P_{CL(max)}$ = conduction losses of the low side MOSFET

$R_{DS(ON)}$ = drain to source on resistance.

The total power losses of the top MOSFET are the sum of switching and conduction losses. For synchronous buck converters of efficiency over 90%, allow no more than 4% power losses for high or low side MOSFETs. For input voltages of 3.3V and 5V, conduction losses often dominate switching losses. Therefore, lowering the $R_{DS(ON)}$ of the MOSFETs always improves efficiency even though it gives rise to higher switching losses due to increased C_{rss}.

Top and bottom MOSFETs experience unequal conduction losses if their on time is unequal. For applications running at large or small duty cycle, it makes sense to use different top and bottom MOSFETs. Alternatively, parallel multiple MOSFETs to conduct large duty factor.

$R_{DS(ON)}$ varies greatly with the gate driver voltage. The MOSFET vendors often specify $R_{DS(ON)}$ on multiple gate to source voltages (V_{GS}), as well as provide typical curve of $R_{DS(ON)}$ versus V_{GS}. For 5V input, use the $R_{DS(ON)}$ specified at 4.5V V_{GS}. At the time of this publication, vendors, such as Fairchild, Siliconix and International Rectifier, have started to specify $R_{DS(ON)}$ at V_{GS} less than 3V. This has provided necessary data for designs in which these MOSFETs are driven with 3.3V and made it possible to use SP6132 in 3.3V only applications.

Thermal calculation must be conducted to ensure the MOSFET can handle the maximum load current. The junction temperature of the MOSFET, determined as follows, must stay below the maximum rating.

$$T_{J(\max)} = T_{A(\max)} + \frac{P_{MOSFET(\max)}}{R_{\theta JA}}$$

where

$T_{A(max)}$ = maximum ambient temperature
P$MOSFET(max)$ = maximum power dissipation of the MOSFET
$R_{\Theta JA}$ = junction to ambient thermal resistance.

$R_{\Theta JA}$ of the device depends greatly on the board layout, as well as device package. Significant

thermal improvement can be achieved in the maximum power dissipation through the proper design of copper mounting pads on the circuit board. For example, in a SO-8 package, placing two 0.04 square inches copper pad directly under the package, without occupying additional board space, can increase the maximum power from approximately 1 to 1.2W. For DPAK package, enlarging the tap mounting pad to 1 square inches reduces the $R_\Theta JA$ from 96°C/W to 40°C/W.

Schottky Diode Selection

When paralleled with the bottom MOSFET, an optional Schottky diode can improve efficiency and reduce noises. Without this Schottky diode, the body diode of the bottom MOSFET conducts the current during the non-overlap time when both MOSFETs are turned off. Unfortunately, the body diode has high forward voltage and reverse recovery problem. The reverse recovery of the body diode causes additional switching noises when the diode turns off. The Schottky diode alleviates these noises and additionally improves efficiency thanks to its low forward voltage. The reverse voltage across the diode is equal to input voltage, and the diode must be able to handle the peak current equal to the maximum load current.

The power dissipation of the Schottky diode is determined by

$$P_{DIODE} = 2V_F I_{OUT} T_{NOL} F_S$$

where

T_{NOL} = non-overlap time between GH and GL.

V_F = forward voltage of the Schottky diode.

Loop Compensation Design

The open loop gain of the whole system can be divided into the gain of the error amplifier, PWM modulator, buck converter output stage, and feedback resistor divider. In order to crossover at the selected frequency FCO, the gain of the error amplifier has to compensate for the attenuation caused by the rest of the loop at this frequency.

SP6132 Voltage Mode Control Loop with Loop Dynamic

Definitions:

Resr = Output Capacitor Equivalent Series Resistance

Rdc = Output Inductor DC Resistance

Vramp_pp = SP6132 internal RAMP Amplitude Peak to Peak Voltage

Conditions:

Cz2 >> Cp1 and R1 >> Rz3

Output Load Resistance >> Resr and Rdc

The goal of loop compensation is to manipulate loop frequency response such that its gain crosses over 0db at a slope of -20db/dec. The first step of compensation design is to pick the loop crossover frequency. High crossover frequency is desirable for fast transient response, but often jeopardizes the system stability. Crossover frequency should be higher than the ESR zero but less than 1/5 of the switching frequency. The ESR zero is contributed by the ESR associated with the output capacitors and can be determined by:

$$f_{Z(ESR)} = \frac{1}{2\pi \; C_{OUT} \; R_{ESR}}$$

The next step is to calculated the complex conjugate poles contributed by the LC output filter,

$$f_{P(LC)} = \frac{1}{2\pi \; \sqrt{L \; C_{OUT}}}$$

When the output capacitors are of a Ceramic Type, the SP6132CU Evaluation Board requires a Type III compensation circuit to give a phase boost of 180° in order to counteract the effects of an under damped resonance of the output filter at the double pole frequency.


*Bode Plot of Type III Error Amplify Compensation.*

INDUCTORS - SURFACE MOUNT							
Inductance (uH)	Manufacturer/Part No.	Inductor Specification					Manufacturer Website
		Series R mOhms	Isat (A)	Size LxW(mm)	Ht.(mm)	Inductor Type	
2.7	**Easy Magnet SC5018-2R7M**	**4.30**	**12.0**	**12.6x12.6**	**4.5**	**Shielded Ferrite Core**	www.easymagnet.com
2.7	TDK RLF12560T-2R7N110	4.50	12.2	12.5x12.8	6.0	Shielded Ferrite Core	www.tdk.com
3.3	Coilcraft DO5010P-332HC	8.60	17.0	14.7x15.2	8.0	Unshielded Ferrite Core	www.coilcraft.com
1.2	Easy Magnet SC5018-1R2M	1.96	20.0	12.6x12.6	4.5	Shielded Ferrite Core	www.easymagnet.com
1.2	Inter-Technical SC4015-1R2M	4.37	17.0	10.0x10.0	3.8	Shielded Ferrite Core	www.inter-technical.com
1.5	Coilcraft DO5010P-152HC	4.00	25.0	14.7x15.2	8.0	Unshielded Ferrite Core	www.coilcraft.com
1.9	TDK RLF12560T-1R9N120	3.60	13.2	12.5x12.8	6.0	Shielded Ferrite Core	www.tdk.com
CAPACITORS - SURFACE MOUNT							
Capacitance(uF)	Manufacturer/Part No.	Capacitor Specification					Manufacturer Website
		ESR ohms (max)	Ripple Current (A) @ 45C	Size LxW(mm)	Ht.(mm)	Voltage (V)	Capacitor Type	
22	**TDK C3225X5R1C226M**	**0.002**	**4.00**	**3.2x2.5**	**2.0**	**16.0**	**X5R Ceramic**	www.tdk.com
47	**TDK C3225X5R0J476M**	**0.002**	**4.00**	**3.2x2.5**	**2.5**	**6.3**	**X5R Ceramic**	www.tdk.com
MOSFETS - SURFACE MOUNT							
MOSFET	Manufacturer/Part No.	MOSFET Specification					Manufacturer Website
		RDS(on) ohms (max)	ID Current (A)	Qg nC (Typ)	nC (Max)	Voltage (V)	Foot Print	
N-Channel	**Fairchild Semi FDS7088N3**	**0.005**	**21.0**	**37.0**	**48.0**	**30.0**	**SO-8**	www.fairchildsemi.com
N-Channel	Vishay Si4336DY	0.004	25.0	32.0	50.0	30.0	SO-8	www.Vishay.com

Note: Components highlighted in **bold** are those used on the SP6132 Evaluation Board.

*Table 1. Input and Output Stage Components Selection Charts.*

**SP6132EB Component Placement**

SP6132EB PC Layout Top Side


SP6132EB PC Layout Bottom Side

Pin #1 indentifier must be indicated within this shaded area (D/2 * E1/2)

Seating Plane

Gauge Plane

WITH PLATING

BASE METAL

10-PIN MSOP JEDEC MO-187 (BA) Variation	Dimensions in (mm)		
	MIN	NOM	MAX
A	-	-	1.1
A1	0	-	0.15
A2	0.75	0.85	0.95
b	0.17	-	0.27
c	0.08	-	0.23
D	3.00 BSC		
E	4.90 BSC		
E1	3.00 BSC		
e	0.50 BSC		
e1	2.00 BSC		
L	0.4	0.60	0.80
L1	0.95 REF		
L2	0.25 BSC		
N	10		
R	0.07	-	-
R1	0.07	-	-
Ø	0º	-	8º
Ø1	5º	-	15º

10-PIN MSOP

Part Number	Top Mark	Temperature	Package
SP6132CU	SP6132CU	0°C to +70°C	10 Pin MSOP
SP6132CU/TR	SP6132CU	0°C to +70°C	10 Pin MSOP
SP6132CU-L	SP6132CU	0°C to +70°C (Lead Free)	10 Pin MSOP
SP6132CU-L/TR	SP6132CU	0°C to +70°C (Lead Free)	10 Pin MSOP
SP6132EU	SP6132EU	-40°C to +85°C	10 Pin MSOP
SP6132EU/TR	SP6132EU	-40°C to +85°C	10 Pin MSOP
SP6132EU-L	SP6132EU	-40°C to +85°C (Lead Free)	10 Pin MSOP
SP6132EU-L/TR	SP6132EU	-40°C to +85°C (Lead Free)	10 Pin MSOP

/TR = Tape and Reel

Pack quantity is 2500 for MSOP.

Sipex
Corporation

ANALOG EXCELLENCE

Sipex Corporation

**Headquarters and
Sales Office**
233 South Hillview Drive
Milpitas, CA 95035
TEL: (408) 934-7500
FAX: (408) 935-7600